MC68HC711E20CFN4 Freescale Semiconductor, MC68HC711E20CFN4 Datasheet - Page 30

no-image

MC68HC711E20CFN4

Manufacturer Part Number
MC68HC711E20CFN4
Description
IC MCU 20K OTP 4MHZ 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC711E20CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Size
20KB (20K x 8)
Program Memory Type
OTP
Eeprom Size
512 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711E20CFN4
Manufacturer:
FREESCALE
Quantity:
2 100
Part Number:
MC68HC711E20CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Operating Modes and On-Chip Memory
The address, R/W, and AS signals are active and valid for all bus cycles, including accesses to internal
memory locations. The E clock is used to enable external devices to drive data onto the internal data bus
during the second half of a read bus cycle (E clock high). R/W controls the direction of data transfers. R/W
drives low when data is being written to the internal data bus. R/W will remain low during consecutive data
bus write cycles, such as when a double-byte store occurs.
Refer to
2.2.3 Test Mode
Test mode, a variation of the expanded mode, is primarily used during Freescale’s internal production
testing; however, it is accessible for programming the configuration (CONFIG) register, programming
calibration data into electrically erasable, programmable read-only memory (EEPROM), and supporting
emulation and debugging during development.
2.2.4 Bootstrap Mode
When the MCU is reset in special bootstrap mode, a small on-chip read-only memory (ROM) is enabled
at address $BF00–$BFFF. The ROM contains a bootloader program and a special set of interrupt and
reset vectors. The MCU fetches the reset vector, then executes the bootloader.
Bootstrap mode is a special variation of the single-chip mode. Bootstrap mode allows special-purpose
programs to be entered into internal random-access memory (RAM). When bootstrap mode is selected
at reset, a small bootstrap ROM becomes present in the memory map. Reset and interrupt vectors are
30
Figure
The write enable signal for an external memory is the NAND of the E clock
and the inverted R/W signal.
2-1.
MCU
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
R/W
AS
E
Figure 2-1. Address/Data Demultiplexing
M68HC11E Family Data Sheet, Rev. 5.1
NOTE
D1
D2
D3
D4
D5
D6
D7
D8
LE
HC373
OE
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
ADDR15
ADDR14
ADDR13
ADDR12
ADDR11
ADDR10
ADDR9
ADDR8
ADDR7
ADDR6
ADDR5
ADDR4
ADDR3
ADDR2
ADDR1
ADDR0
WE
OE
DATA7
DATA6
DATA5
DATA4
DATA3
DATA2
DATA1
DATA0
Freescale Semiconductor

Related parts for MC68HC711E20CFN4