MC68HC711K4CFN4 Freescale Semiconductor, MC68HC711K4CFN4 Datasheet - Page 117

no-image

MC68HC711K4CFN4

Manufacturer Part Number
MC68HC711K4CFN4
Description
IC MCU 24K OTP 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC711K4CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
62
Program Memory Size
24KB (24K x 8)
Program Memory Type
OTP
Eeprom Size
640 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711K4CFN4
Manufacturer:
FREESCALE
Quantity:
718
Part Number:
MC68HC711K4CFN4
Manufacturer:
FREESCALE
Quantity:
3 180
Part Number:
MC68HC711K4CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
5.5 Interrupts
M68HC11K Family
MOTOROLA
The MCU has 18 interrupt vectors that support 22 interrupt sources. The
19 maskable interrupts are generated by on-chip peripheral systems.
They are recognized when the I bit in the CCR is clear. The three
non-maskable interrupt sources are illegal opcode trap, software
interrupt, and XIRQ pin.
assignments for each source.
Freescale Semiconductor, Inc.
For More Information On This Product,
– The RDRF, IDLE, OR, NF, FE, PF, and RAF receive-related
Serial peripheral interface (SPI)
– The SPI system is disabled by reset.
– The port pins associated with this function default to being
Analog-to-digital (A/D) converter
– The ADPU bit in the OPTION register is cleared, disabling the
– The conversion complete flag in the ADCTL register is also
System
– The external IRQ pin has the highest I-bit interrupt priority
– The RBOOT, SMOD, and MDA bits in the HPRIO register
– The IRQ pin is configured for level-sensitive operation for
– The DLY control bit in the OPTION register is set, enabling
– The clock monitor system is disabled because the CME and
status bits are cleared.
general-purpose I/O lines.
A/D system.
cleared.
because PSEL[4:0] in the HPRIO register are initialized with
the value %00110 (where % indicates a binary value).
reflect the status of the MODB and MODA inputs at the rising
edge of reset.
wired-OR systems.
oscillator startup delay after recovery from stop mode.
FCME bits in the OPTION register are cleared.
Go to: www.freescale.com
Resets and Interrupts
Table 5-5
lists the interrupt sources and vector
Resets and Interrupts
Technical Data
Interrupts
117

Related parts for MC68HC711K4CFN4