MC908AZ32ACFU Freescale Semiconductor, MC908AZ32ACFU Datasheet - Page 114

no-image

MC908AZ32ACFU

Manufacturer Part Number
MC908AZ32ACFU
Description
IC MCU 32K FLASH 8.4MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908AZ32ACFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
40
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 15x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AZ32ACFU
Manufacturer:
FREESCALE
Quantity:
3
Part Number:
MC908AZ32ACFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908AZ32ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Brake Module
11.3.1 Flag Protection During Break Interrupts
The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the
break state.
11.3.2 CPU During Break Interrupts
The CPU starts a break interrupt by:
The break interrupt begins after completion of the CPU instruction in progress. If the break address
register match occurs on the last cycle of a CPU instruction, the break interrupt begins immediately.
11.3.3 TIM During Break Interrupts
A break interrupt stops the timer counter.
11.3.4 COP During Break Interrupts
The COP is disabled during a break interrupt when V
11.4 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-consumption standby modes.
114
Break Address Register High
Break Address Register Low
Register Name
Loading the instruction register with the SWI instruction
Loading the program counter with $FFFC:$FFFD ($FEFC:$FEFD in monitor mode)
Break Status and Control
Register (BSCR)
(BRKH)
(BRKL)
Reset:
Reset:
Reset:
Read:
Read:
Read:
Write:
Write:
Write:
Table 11-1. I/O Register Address Summary
Register
Address
Bit 7
BRKE
Bit 15
Bit 7
Figure 11-2. I/O Register Summary
0
0
0
MC68HC908AZ32A Data Sheet, Rev. 2
= Unimplemented
BRKA
14
6
0
6
0
0
$FE0C
BRKH
13
5
0
5
0
0
0
Hi
$FE0D
BRKL
is present on the RST pin.
12
4
0
4
0
0
0
$FE0B
BSCR
11
3
0
3
0
0
0
10
2
0
2
0
0
0
Freescale Semiconductor
1
9
0
1
0
0
0
Bit 0
Bit 8
Bit 0
0
0
0
0

Related parts for MC908AZ32ACFU