MC908AZ32ACFU Freescale Semiconductor, MC908AZ32ACFU Datasheet - Page 127

no-image

MC908AZ32ACFU

Manufacturer Part Number
MC908AZ32ACFU
Description
IC MCU 32K FLASH 8.4MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908AZ32ACFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
40
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 15x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AZ32ACFU
Manufacturer:
FREESCALE
Quantity:
3
Part Number:
MC908AZ32ACFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908AZ32ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
13.3.5 Internal Reset
An internal reset clears the COP prescaler and the COP counter.
13.3.6 Reset Vector Fetch
A reset vector fetch occurs when the vector address appears on the data bus. A reset vector fetch clears
the COP prescaler.
13.3.7 COPD
The COPD signal reflects the state of the COP disable bit (COPD) in the configuration register. (See
Chapter 9 Configuration Register
13.3.8 COPRS
The COPRS signal reflects the state of the COP rate select bit. (COPRS) in the configuration register.
(See
13.4 COP Control Register
The COP control register is located at address $FFFF and overlaps the reset vector. Writing any value to
$FFFF clears the COP counter and starts a new timeout period. Reading location $FFFF returns the low
byte of the reset vector.
13.5 Interrupts
The COP does not generate CPU interrupt requests.
13.6 Monitor Mode
The COP is disabled in monitor mode when V
13.7 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-consumption standby modes.
13.7.1 Wait Mode
The COP remains active in wait mode. To prevent a COP reset during wait mode, periodically clear the
COP counter in a CPU interrupt routine.
Freescale Semiconductor
Chapter 9 Configuration Register
Address:
Reset:
Read:
Write:
$FFFF
Bit 7
Figure 13-2. COP Control Register (COPCTL)
(CONFIG-1)).
6
MC68HC908AZ32A Data Sheet, Rev. 2
(CONFIG-1)).
5
Hi
Low Byte of Reset Vector
is present on the IRQ1 pin or on the RST pin.
Unaffected by Reset
Clear COP Counter
4
3
2
1
COP Control Register
Bit 0
127

Related parts for MC908AZ32ACFU