MC908AZ32ACFU Freescale Semiconductor, MC908AZ32ACFU Datasheet - Page 75

no-image

MC908AZ32ACFU

Manufacturer Part Number
MC908AZ32ACFU
Description
IC MCU 32K FLASH 8.4MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908AZ32ACFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
40
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 15x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AZ32ACFU
Manufacturer:
FREESCALE
Quantity:
3
Part Number:
MC908AZ32ACFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AZ32ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908AZ32ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 7
System Integration Module (SIM)
7.1 Introduction
This section describes the system integration module (SIM), which supports up to 32 external and/or
internal interrupts. Together with the central processor unit (CPU), the SIM controls all MCU activities. A
block diagram of the SIM is shown in
registers. The SIM is a system state controller that coordinates CPU and exception timing. The SIM is
responsible for:
Freescale Semiconductor
SIM Break Flag Control Register (SBFCR)
SIM Reset Status Register (SRSR)
SIM Break Status Register (SBSR)
Bus clock generation and control for CPU and peripherals
Master reset control, including power-on reset (POR) and computer operating properly (COP)
timeout
Interrupt control:
CPU enable/disable timing
Register Name
Stop/wait/reset/break entry and recovery
Internal clock control
Acknowledge timing
Arbitration control timing
Vector address generation
Register
Address
Table 7-1. I/O Register Address Summary
Figure 7-1. SIM I/O Register Summary
BCFE
Bit 7
POR
R
R
MC68HC908AZ32A Data Sheet, Rev. 2
Figure
= Reserved
$FE00
PIN
SBSR
R
R
6
7-2.
Figure 7-1
COP
R
R
5
$FE01
SRSR
is a summary of the SIM input/output (I/O)
ILOP
R
R
4
SBFCR
$FE03
ILAD
R
R
3
R
R
2
0
BW
LVI
R
1
Bit 0
R
0
R
75

Related parts for MC908AZ32ACFU