HD64F2633F25 Renesas Electronics America, HD64F2633F25 Datasheet - Page 106

IC H8S MCU FLASH 256K 128QFP

HD64F2633F25

Manufacturer Part Number
HD64F2633F25
Description
IC H8S MCU FLASH 256K 128QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheet

Specifications of HD64F2633F25

Core Processor
H8S/2600
Core Size
16-Bit
Speed
25MHz
Connectivity
I²C, IrDA, SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
73
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
128-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2633F25
Manufacturer:
HIT
Quantity:
650
Part Number:
HD64F2633F25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2633F25
Manufacturer:
HITACHI
Quantity:
1 000
Part Number:
HD64F2633F25
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F2633F25V
Manufacturer:
ST
Quantity:
3 400
Part Number:
HD64F2633F25V
Manufacturer:
RENESAS
Quantity:
36
Part Number:
HD64F2633F25V
Manufacturer:
RENESAS
Quantity:
32
Part Number:
HD64F2633F25V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F2633F25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 2 Instruction Descriptions
2.2.22
CLRMAC (CLeaR MAC register)
Operation
0
Assembly-Language Format
CLRMAC
Operand Size
Description
This instruction simultaneously clears registers MACH and MACL.
It is supported only by the H8S/2600 CPU.
Operand Format and Number of States Required for Execution
Note: * A maximum of three additional states are required for execution of this instruction within three states
Notes
Execution of this instruction also clears the overflow flag in the multiplier to 0.
Rev. 4.00 Feb 24, 2006 page 90 of 322
REJ09B0139-0400
Addressing
MACH, MACL
Mode
after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP)
between the MAC instruction and this instruction, this instruction will be two states longer.
The number of states may differ depending on the product. For details, refer to the relevant
microcontroller hardware manual of the product in question.
CLRMAC
Mnemonic
CLRMAC
Operands
1st byte
0
1
Condition Code
H: Previous value remains unchanged.
N: Previous value remains unchanged.
Z: Previous value remains unchanged.
V: Previous value remains unchanged.
C: Previous value remains unchanged.
2nd byte
A
Instruction Format
Initialize Multiply-Accumulate Register
I
0
UI H
3rd byte
U
N
4th byte
Z
— —
V
States
No. of
C
2*

Related parts for HD64F2633F25