HD64F2633F25 Renesas Electronics America, HD64F2633F25 Datasheet - Page 31

IC H8S MCU FLASH 256K 128QFP

HD64F2633F25

Manufacturer Part Number
HD64F2633F25
Description
IC H8S MCU FLASH 256K 128QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheet

Specifications of HD64F2633F25

Core Processor
H8S/2600
Core Size
16-Bit
Speed
25MHz
Connectivity
I²C, IrDA, SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
73
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
128-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2633F25
Manufacturer:
HIT
Quantity:
650
Part Number:
HD64F2633F25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2633F25
Manufacturer:
HITACHI
Quantity:
1 000
Part Number:
HD64F2633F25
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F2633F25V
Manufacturer:
ST
Quantity:
3 400
Part Number:
HD64F2633F25V
Manufacturer:
RENESAS
Quantity:
36
Part Number:
HD64F2633F25V
Manufacturer:
RENESAS
Quantity:
32
Part Number:
HD64F2633F25V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F2633F25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 1 CPU
Some instructions leave some or all of the flag bits unchanged. For the action of each instruction
on the flag bits, refer to the detailed descriptions of the instructions starting in section 2.2.1.
Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC
instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch
(Bcc) instructions.
(4) Multiply-Accumulate Register (MAC)
The MAC register is supported only by the H8S/2600 CPU. This 64-bit register stores the results
of multiply-and-accumulate operations. It consists of two 32-bit registers denoted MACH and
MACL. The lower 10 bits of MACH are valid; the upper bits are a sign extension.
1.4.4
Initial Register Values
Reset exception handling loads the CPU’s program counter (PC) from the vector table, clears the
trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits
and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized.
The stack pointer should therefore be initialized by an MOV.L instruction executed immediately
after a reset.
Rev. 4.00 Feb 24, 2006 page 15 of 322
REJ09B0139-0400

Related parts for HD64F2633F25