M30626FJPGP#D3C Renesas Electronics America, M30626FJPGP#D3C Datasheet - Page 45

MCU 3/5V 512K 100-LQFP

M30626FJPGP#D3C

Manufacturer Part Number
M30626FJPGP#D3C
Description
MCU 3/5V 512K 100-LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheet

Specifications of M30626FJPGP#D3C

Core Processor
M16C/60
Core Size
16-Bit
Speed
24MHz
Connectivity
I²C, IEBus, UART/USART
Peripherals
DMA, WDT
Number Of I /o
85
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
31K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30626FJPGP#D3CM30626FJPGP
Manufacturer:
ATMEL
Quantity:
1
Company:
Part Number:
M30626FJPGP#D3CM30626FJPGP
Manufacturer:
MIT
Quantity:
1 000
Company:
Part Number:
M30626FJPGP#D3CM30626FJPGP
Manufacturer:
MIT
Quantity:
20 000
Company:
Part Number:
M30626FJPGP#D3CM30626FJPGP
Manufacturer:
RENESAS
Quantity:
9 423
Company:
Part Number:
M30626FJPGP#D3CM30626FJPGP U5C
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
2.4 Special Instruction Addressing
Chapter 2 Addressing Modes
dsp:20[A0]
dsp:20[A1]
[A1A0]
20-bit absolute
abs20
Address register relative with
20-bit displacement
32-bit address register indirect
The address indicated by displacement
(dsp) plus the content of address register
(A0/A1)—added not including the sign
bits—constitutes the effective address to
be operated on.
However, if the addition resulted in exceed-
ing FFFFF
ignored, and the address returns to
00000
This addressing can be used in LDE, STE,
JMPI, and JSRI instructions.
The following lists the addressing mode and
instruction combinations that can be used.
dsp:20[A0]
dsp:20[A1]
The value indicated by abs20 constitutes
the effective address to be operated on.
The effective address range is 00000
FFFFF
This addressing can be used in LDE, STE,
JSR, and JMP instructions.
The address indicated by 32 concat-
enated bits of address registers (A0
and A1) constitutes the effective
address to be operated on.
However, if the concatenated register
value exceeds FFFFF
above bit 21 are ignored.
This addressing can be used in LDE
and STE instructions.
16
16
.
.
LDE, STE, JMPI, and JSRI in-
structions
JMPI and JSRI instructions
16
, the bits above bit 21 are
16
, the bits
16
to
27
A0 / A1
LDE, STE instructions
JMPI, JSRI instructions
b31
A0
address-H
A1
abs20
Register
address
Register
address
Register
PC
2.4 Special Instruction Addressing
address
b16 b15
address-L
Memory
dsp
dsp
Memory
A0
b0
Memory
Memory

Related parts for M30626FJPGP#D3C