X40410S8-B Intersil, X40410S8-B Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
X40410S8-B
Manufacturer Part Number
X40410S8-B
Description
IC VOLTAGE MON DUAL W/SUP 8-SOIC
Manufacturer
Intersil
Type
Multi-Voltage Supervisorr
Datasheet
1.X40415V8IZ-B.pdf
(24 pages)
Specifications of X40410S8-B
Number Of Voltages Monitored
2
Output
Open Drain, Push-Pull
Reset
Active High/Active Low
Reset Timeout
Adjustable/Selectable
Voltage - Threshold
2.6V, 4.4V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Figure 6. Valid Data Changes on the SDA Bus
At power-up, the Fault Detection Register is defaulted
to all “0”. The system needs to initialize this register to
all “1” before the actual monitoring take place. In the
event of any one of the monitored sources failed. The
corresponding bits in the register will change from a
“1” to a “0” to indicate the failure. At this moment, the
system should perform a read to the register and
noted the cause of the reset. After reading the register
the system should reset the register back to all “1”
again. The state of the Fault Detection Register can be
read at any time by performing a random read at
address 0FFh, using the special preamble.
The FDR can be read by performing a random read at
OFFh address of the register at any time. Only one
byte of data is read by the register read operation.
WDF, Watchdog Timer Fail Bit (Volatile)
The WDF bit will set to “0” when the WDO goes active.
LV1F, Low V
The LV1F bit will be set to “0” when V
falls below V
LV2F, Low V2MON Reset Fail Bit (Volatile)
The LV2F bit will be set to “0” when V2MON falls
below V
TRIP2
TRIP1
.
CC
SDA
SCL
Reset Fail Bit (Volatile)
.
8
Data Stable
X40410, X40411, X40414, X40415
CC
(V1MON)
Data Change
SERIAL INTERFACE
Interface Conventions
The device supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device
as the receiver. The device controlling the transfer is
called the master and the device being controlled is
called the slave. The master always initiates data
transfers, and provides the clock for both transmit and
receive operations. Therefore, the devices in this fam-
ily operate as slaves in all applications.
Serial Clock and Data
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. See
Figure 6.
Serial Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL
is HIGH. The device continuously monitors the SDA
and SCL lines for the start condition and will not
respond to any command until this condition has been
met. See Figure 6.
Serial Stop Condition
All communications must be terminated by a stop condi-
tion, which is a LOW to HIGH transition of SDA when
SCL is HIGH. The stop condition is also used to place
the device into the Standby power mode after a read
sequence. A stop condition can only be issued after the
transmitting device has released the bus. (See Figure 6).
Data Stable
March 28, 2005
FN8116.0