SI4133GX2M-EVB Silicon Laboratories Inc, SI4133GX2M-EVB Datasheet - Page 18

• Manufacturer Part Number: SI4133GX2M-EVB
• Description: BOARD EVAL DUAL-BAND GSM-HITACHI
• Manufacturer: Silicon Laboratories Inc
• Type: Synthesizerr

Specifications of SI4133GX2M-EVB

• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: SI4133GX2M
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Si4133
(AUXOUT)”
signal is low after self-tuning is completed but rises
when the IF or RF PLL nears the limit of its
compensation range. LDETB is also high when either
PLL is executing the self-tuning algorithm. The output
frequency is still locked when LDETB goes high, but the
PLL eventually loses lock if the temperature continues
to drift in the same direction. Therefore, if LDETB goes
high both the IF and RF PLLs should be re-tuned
promptly by initiating the self-tuning algorithm.
3.5. Output Frequencies
The IF and RF output frequencies are set by
programming the R- and N-Divider registers. Each PLL
has R and N registers so that each can be programmed
independently. Programming either the R- or N-Divider
register for RF1 or RF2 automatically selects the
associated output.
The reference frequency on the XIN pin is divided by R
and this signal is input to the PLL’s phase detector. The
other input to the phase detector is the PLL’s VCO
output frequency divided by N. The PLL acts to make
these frequencies equal.
That is, after an initial transient:
or
The R values are set by programming the RF1 R-
Divider register (Register 6), the RF2 R-Divider register
(Register 7) and the IF R-Divider register (Register 8).
The N values are set by programming the RF1 N-
Divider register (Register 3), the RF2 N-Divider register
(Register 4), and the IF N-Divider register (Register 5).
Each N-Divider is implemented as a conventional high
speed divider. That is, it consists of a dual-modulus
prescaler, a swallow counter, and a lower speed
synchronous counter. However, the control of these
sub-circuits
appropriate N value should be programmed.
3.6. PLL Loop Dynamics
The transient response for each PLL is determined by
its phase detector update rate f  (equal to f
the phase detector gain programmed for each RF1,
RF2, or IF synthesizer. See Register 1. Four different
settings for the phase detector gain are available for
each PLL. The highest gain is programmed by setting
the two phase detector gain bits to 00, and the lowest by
18
is
for how to select LDETB. The LDETB
automatically
f
OUT
f
----------- -
OUT
N
=
=
N
--- -
R
f
-----------

REF
R
f
REF
handled.
REF
Only
/R) and
Rev. 1.61
the
setting the bits to 11. The values of the available gains,
relative to the highest gain, are as follows:
The gain value bits is automatically set with the Auto K
bit (bit 2) in the Main Configuration register to 1. In
setting this bit, the gain values are optimized for a given
value of N. In general, a higher phase detector gain
decreases in-band phase noise and increase the speed
of the PLL transient until the point at which stability
begins to be compromised. The optimal gain depends
on N. Table 9 lists recommended settings for different
values of N. These are the settings when the Auto K
is set.
The VCO gain and loop filter characteristics are not
programmable.
The settling time for the PLL is directly proportional to its
phase detector update period T  (T  equals 1/f  ). A
typical transient response is shown in Figure 6 on page
11. During the first 13 update periods the Si4133
executes the self-tuning algorithm. From then on the
PLL controls the output frequency. Because of the
unique architecture of the Si4133 PLLs, the time
required to settle the output frequency to 0.1 ppm error
is automatically 25 update periods. The total time after
powerup or a change in programmed frequency until the
synthesized frequency is settled—including time for
self-tuning—is approximately 40 update periods.
Note: The settling time analysis holds for RF1 f
16384 to 32767
8192 to 16383
2048 to 4095
4096 to 8191
 32768
 2047
For RF1 f
N
Table 8. Gain Values (Register 1)
Table 9. Optimal K
K

P
> 500 kHz, the settling time is larger.
00
01
10
11
Bits
K
P1
RF1
00
00
00
01
10
11
<1:0>
Relative P.D.
K
P
P2
Gain
Settings
RF2
00
00
01
10
11
11
1/2
1/4
1/8
<3:2>
1

K
 500 kHz.
PI
<5:4>
00
01
10
11
11
11
IF
P
bit
P