TDA5230 Infineon Technologies, TDA5230 Datasheet
TDA5230
Specifications of TDA5230
TDA5230
TDA5230INTR
Available stocks
Related parts for TDA5230
TDA5230 Summary of contents
Page 1
... TDA5230 TDA5231 Sheet , Ve rsion 4 .0, Jun ...
Page 2
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...
Page 3
... TDA5230 TDA5231 Sheet , Ve rsion 4 .0, Jun ...
Page 4
... TDA523x Revision History: Previous Version: TDA5230 Preliminary Data Sheet V2.01 Page Page Subjects (changes since previous revision) prev. current version version all all Rework of all chapters Product description enhanced by additional short form information Functional description, explanations added, full SFR information in each chapter ...
Page 5
... Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 1.2 Key Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 1.3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 1.4 Order Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.5 Target Application Frequencies for TDA5230 and TDA5231 . . . . . . . . . . . 5 1.6 Major Key-Features of TDA5230 and TDA5231 . . . . . . . . . . . . . . . . . . . . . 6 1.6.1 Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1.6.2 Baseband Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.6.3 Autonomous Self Polling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.6.4 Two Independent Receiver Configuration Sets . . . . . . . . . . . . . . . . . . . . 8 1.6.5 Multi-Channel PLL Receiver Supports Subchannels ...
Page 6
Permanent Wake Up Search . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 2.4.6.6 Active Idle ...
Page 7
Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
Product Description 1.1 Overview The TDA523x is a family of universal, highly sensitive, low-power single-chip ASK/FSK superheterodyne image-reject-receivers for Manchester-coded data signals in the ISM bands between 302..320 MHz, 433..450 MHz and 865..870 MHz. The chips include fully-integrated digital ...
Page 9
... ISM-bands used in TPMS, RKE/PKE and remote control system applications. The TDA5230 covers operation in the 433..450 MHz and 865..868 MHz ISM bands. The TDA5231 covers complementary operation in the 302..320 MHz ISM-band. Figure 1 identifies the capabilities of the TDA5230 and TDA5231 within the three different frequency bands ...
Page 10
... Major Key-Features of TDA5230 and TDA5231 1.6.1 Typical Application Circuit Figure 2 Typical Application Circuit The TDA523x requires only view external components. In noise and EMC sensitive applications usage of an input SAW filter plus additional matching circuitry is recommended. Data Sheet Product Description 6 Version 4.0, 2007-06-01 ...
Page 11
Baseband Processing TDA523x has integrated all means to process incoming ASK or FSK modulated Manchester-coded bit streams, and convert them into pure data, which can be read out via SPI by the host processor. RF Input RF Engine: Down ...
Page 12
FIFO. Invalid signals are ignored. The TDA523x offers different programmable scanning modes, and criteria to identify valid wake up patterns, TSIs, and payloads. ...
Page 13
Support Software and Evaluation Boards The TDA523x includes free downloadable support software. 1.6.6.1 The IAF TDA523x Configuration Tool Figure 5 IAF TDA523x Configuration Tool The IAF TDA523x Configuration Tool offers simple configuration of all register settings. The resulting configuration ...
Page 14
The TDA523x Explorer Figure 6 TDA523x Explorer The TDA523x Explorer works with the TDA523x Evaluation Boards. It allows application solutions to be created and checked via a USB connection from a standard PC. The Explorer allows the user to ...
Page 15
... Functional Description 2.1 Pin Configuration IFBUF-IN IFBUF-OUT GNDA LIM-IN+ LIM-IN- VDD5V VDDD VDDD1V5 GNDD CLKOUT/RXD RX-RUN/RXD NINT/NSTR P-ON XTAL1 Figure 7 Pin Configuration Data Sheet TDA5230 7 22 TDA5231 TDA523x Functional Description IF-OUT VDDA RSSI N.C. GNDRF RFIN+ RFIN SDO SDI SCK NCS XTAL2 Version 4 ...
Page 16
Pin Definition and Functions Table 1 Pin Definition and Function Pin Symbol No. 1 IFBUF-IN IFBUF-IN LIM-IN+ LIM-IN- 2 IFBUF-OUT 3 GNDA 4 LIM-IN+ see schematic of Pin 1 5 LIM-IN- see schematic of Pin 1 6 VDD5V 7 ...
Page 17
Pin Symbol No. 10 CLKOUT/RXD 11 RX-RUN/RXD 12 NINT/NSTR 13 P-ON 14 XTAL1 15 XTAL2 Data Sheet VDDD CLKOUT/RXD GNDD VDDD RX-RUN/RXD GNDD VDDD NINT/NSTR GNDD VDD5V VDDD P_ON GNDD GNDD VDDD VDDD XTAL1 .... GNDD VDDD VDDD .... GNDD ...
Page 18
Pin Symbol No. 16 NCS 17 SCK 18 SDI 19 SDO RFIN- 23 RFIN+ 24 GNDRF 25 N.C. Data Sheet VDD5V VDDD NCS GNDD GNDD VDD5V VDDD SCK GNDD GNDD VDD5V VDDD SDI GNDD GNDD ...
Page 19
Pin Symbol No. 26 RSSI 27 VDDA 28 IF-OUT Data Sheet VDDA VDDA RSSI GNDA GNDA VDD5V + VReg - = GNDA VDDA VDDA VDDA 330Ω IF-OUT GNDA GNDA 15 TDA523x Functional Description Function RSSI Output Analog Supply 3.3 V ...
Page 20
Functional Block Diagram 10.7 MHz Ceramic-Filter IF-OUT RFIN+ LNA IR-Mixer RFIN I/Q- PLL-Divider Divider VCO Loop- Charge- Phase- Filter Pump Detector P-ON VDD5V Voltage- Voltage- Regulator Regulator 5V → 3.3V 5V → 3.3V VDDD Voltage- Power-Up Regulator ...
Page 21
Message ID scanning feature, supported by special function registers. Received data of an accepted message is stored in a FIFO and can be read out via the SPI interface. A master control unit (MCU), ...
Page 22
Power Supply The chip may be operated within 3.3 V environment. IN Voltage Regulator 5 → 3.3 V OUT VDDA Analog Section GNDA GNDRF P_ON Figure 10 Power Supply For operation within a 5 ...
Page 23
... At t COSCsettle from leaving Sleep Mode and until the RXstartup , depending on the selected trimming 1 19 TDA523x Functional Description TDA5230 VDD5V VDDA VDDD VDDD1V5 100n 100n GNDA GNDRF GNDD 3.3V has to be limited, to keep the regulators in a safe ...
Page 24
Run Mode*) Sleep Mode Pin RX-RUN/RXD Supply Current I VDDrun I VDDsleep,high I VDDsleep,low *)Run Mode covers the global chip states: Run Mode Slave / Receiver active in Self Polling Mode / Run Mode Self Polling Figure 12 Supply Current ...
Page 25
Chip Reset Power down and power on are controlled by the P_ON pin. A low at this pin keeps the IC in Power Down Mode. All voltage regulators and the internal biasing are switched off. A high at the ...
Page 26
A second source that can trigger a reset is a brown out event. Whenever the integrated brown out detector measures a voltage drop below the brown-out threshold on the digital supply, the integrity of the stored data and configuration can ...
Page 27
System Clock 2.4.3.1 Crystal Oscillator The reference clock for the Digital and the RF Section is generated by a pierce-type crystal oscillator. Adjustable internal load capacitors are provided that allow the tolerances of the crystal, external load capacitors and ...
Page 28
... The crystal frequency is calculated: For TDA5230 (Lo Side LO Injection) For TDA5231 (Hi Side LO Injection Values for A depend on the frequency band: 302...320MHz...A=3 (TDA5231), 433...450MHz...A=2, 865...870MHz...A=1 (TDA5230) The crystal frequency is automatically calculated by the IAF TDA523x Configuration Tool. Recommended Trimming Procedure • ...
Page 29
CMC1: Chip Mode Control Register 1 ADDR: 0x03 Bit R/W Description 4 W XTALTREN: XTAL Trim Enable 0: Trimming is disabled 1: Trimming is enabled XTALCAL0: Trim XTAL frequency, coarse ADDR: 0x61 Bit R/W Description 4 W XTAL_SW_COARSE_4: Connect trim ...
Page 30
Figure 15 External Clock Generation Unit The maximum CLKOUT frequency is limited by the driver capability of the CLKOUT/RXD pin and depends on the external load connected to this pin. Please be aware that large loads and/or high ...
Page 31
CLKOUT0: Clock Divider Register 0 ADDR: 0x13 Bit R/W Description 7:0 W CLKOUT0: Clock Out Divider: Bit 7...Bit 0 (LSB) Min 01h = Clock divided by 2 Max 00h = Clock divided by (2^20)*2 CLKOUT1: Clock ...
Page 32
RF-PLL Synthesizer The Phase Locked Loop RF synthesizer consists of a VCO, programmable divider chains, a phase detector, a charge pump and a loop filter. The on chip VCO includes a spiral-inductor and varactors. The loop filter is also ...
Page 33
... The selected LO-frequency is described by the formula Values for A depend on the frequency band: 302...320MHz...A=3 (TDA5231), 433...450MHz...A=2, 865...870MHz...A=1 (TDA5230) Values for S are + Values for R are 1,2,3,4,5,6,7,8 Example: A system for 433.92 MHz, having an f ...
Page 34
Calculation of sub-channels is automatically performed by the IAF TDA523x Configuration Tool. When defining a multichannel system, the correct selection of channel spacing is extremely important. A general rule is not possible, but ...
Page 35
D ual: ARFPLL1 and BRFPLL1: & Self Polling Mode) ADDR: 0x22 and 0x43 Bit R/W Description 6:5 W RFPLLA: band selection 00 : select 315 MHz band, A select 434 MHz band, A select 868 MHz ...
Page 36
Dual: ARFPLL2 and BRFPLL2: Mode) ADDR: 0x23 and 0x44 Bit R/W Description 4:2 W RFPLLR2: channel 2, PLL divider factor R 000 : 001 : 010 : 011 : R = ...
Page 37
Master Control Unit 2.4.5.1 Overview The Master Control Unit controls the operation modes, the global states, and is generally responsible for automating data reception, verification, identification, extraction, and storage into the FIFO. The data without RUNIN and TSI are ...
Page 38
CMC0: Chip Mode Control Register 0 ADDR: 0x02 Bit R/W Description 1 W SLRXEN: Slave Receiver enable This Bit is used only in Operating Modes Run Mode Slave, Sleep Mode 0: Receiver is in Sleep Mode 1: Receiver is in ...
Page 39
Run Mode Slave In Run Mode Slave, the receiver is able to continuously scan for incoming data streams. Detection and validation of a wake up pattern are not done, but correct RUNIN and TSI are required. Recognition of TSI ...
Page 40
FIFO locked Wait Till FIFO Read Out Hold == 0 12 Hold Hold == 1 Ready for reconfiguration Figure 18 Run Mode Slave Data Sheet 1 Wait Wait Till Startup Sequencer Has Finished Sequencer Finished == 1 2 INIT ...
Page 41
Notes to State Diagram Run Mode Slave: 1.) Wait: Waiting until start up sequencer has completed the power up procedure. 2.) Init: The Receiver will be initialized and the FIFO will be initialized when the SFR control bit INITFIFO is ...
Page 42
HOLD Mode This state (item 12 in the state diagram chip in Slave-Mode. This state can be reached after the Startup Sequencer and Initialization of the chip has been finished from any state from 3 to 11. To reconfigure ...
Page 43
CMC0: Chip Mode Control Register 0 ADDR: 0x02 Bit R/W Description 1 W SLRXEN: Slave Receiver enable This Bit is only used in Operating Mode Run Mode Slave / SLEEP Mode 0: Receiver is in SLEEP Mode 1: Receiver is ...
Page 44
CMC0: Chip Mode Control Register 0 ADDR: 0x02 Bit R/W Description 2 W DCE: Dual Configuration Enable This Bit is relevant only in Self Polling Mode. It defines whether both configurations are used. 0: Only Config A is used 1: ...
Page 45
WU Search With Configuration A Const On Time 7 WU Search CFG A COOT ON Time elapsed == 0 WU Found == 0 Search For A Configurated Wake Up Criteria Const On Off ON Time elapsed == X WU Found ...
Page 46
Permanent WU Search Mode Enable == 0 Const On Time 7 WU Search CFG B COOT ON Time elapsed == 0 WU Found == 0 Search For A Configurated Wake Up Criteria Const On Off ON Time elapsed == X ...
Page 47
Notes to Self Polling Modes State diagrams 1.) Idle: The state Idle is left, when the signal RX-RUN, which enables the receiver unit, is set by the Polling Timer Unit Wait: Wait until the start up sequencer has ...
Page 48
Dual: AMT and BMT: ADDR: 0x21 and 0x42 Bit R/W Description 3:2 W NOC: Number of channels Used only in the Self Polling Mode to define how many channels must be scanned. In the Slave Mode only one channel is ...
Page 49
Dual: ARFPLL1 and BRFPLL1: Self Polling Mode) ADDR: 0x22 and 0x43 Bit R/W Description 4:2 W RFPLLR1: Channel 1, PLL divider factor R 1:0 W RFPLLS1: Channel 1, PLL divider factor S 1) Dual: ARFPLL2 and BRFPLL2: Mode) ADDR: 0x23 ...
Page 50
Run Mode Self Polling The chip enters Run Mode Self Polling after a successful fulfillment of a wake up criterion in Self Polling Mode. The following steps are performed automatically, depending on register settings • Modulation switching (see • ...
Page 51
CMC0: Chip Mode Control Register 0 ADDR: 0x02 Bit R/W Description 7 W INITFIFO: Init FIFO at Cycle Start Initialization of the FIFO can be configured in both Slave Mode and Self Polling Mode. In Slave Mode, this occurs at ...
Page 52
FIFO locked Wait Till FIFO Read Out fifolk == 1 fifolk == 0 fifolk == 0 Frame Sync == 1 MID Found == 0 EOM Found == 1 Figure 22 Run Mode Self Polling Data Sheet ...
Page 53
Notes to State Diagram Run Mode Self Polling: 1. Modulation Switching: Modulation is set according registers AMT and BMT bits MT. 2. Init: The Receiver will be initialized and the FIFO will be initialized and cleared when the SFR control ...
Page 54
Polling Timer Unit SPM sys Reference-Timer (8 Bit Figure 23 Polling Timer Unit The Polling Timer Unit consists of a Counter Stage and a Control FSM (Finite State Machine). The Counter Stage is divided ...
Page 55
Self Polling Modes Three polling modes are available to fit the polling behavior to the expected wake up patterns and to optimize power consumption in Self Polling Mode. The Polling Modes are selected via the Self Polling Mode Control ...
Page 56
Single Channel, Single Config run mode A RX polling 1 sleep mode T T AON OFF T MasterPeriod Multi Channel, Single Config run mode polling sleep mode AON AON AON ...
Page 57
The Wake Up Time includes Receiver Start Up Time for the first channel scanned, or Channel Hop Latency for the following channels plus 7.625 bits (The 7.625 bits are required for synchronisation and Data Framer Latency) and Wake Up Criterion ...
Page 58
Calculation of the Off Time The Off Time is the Master Period minus the sum of all On Times -3*T OFF MasterPeriod ON_ConfigA Note: Use the TDA523x IAF Configuration Tool to translate the calculated values into register settings. ...
Page 59
Single Channel, Single Config run mode A RX polling 1 sleep mode T AON Multi Channel, Single Config run mode polling sleep mode T AON Multi Channel, Dual Config run mode B A ...
Page 60
Calculation of usable Wake Up Pattern Time: The Wake Up Pattern time is the minimal duration of wake up patterns. T =Wake Up Pattern/(Data Rate*tolerance)=2000/(10 kb/s*1.1)=181.81 ms Wakeup_PatternA T =2000/(10 kb/s*1.1)=363.62ms Wakeup_PatternB T =T usable_Wakeup_PatternA Wakeup_PatternA T =T usable_Wakeup_PatternB ...
Page 61
T for Configuration A is calculated according Const On/Off rules calculated according Fast Fall Back to Sleep rules. Single Channel, Single Config run mode A RX polling 1 sleep mode T T AON BON Multi Channel, ...
Page 62
T =0.06 ms+(7.625 bits+10 bits)/(5kb/s*0.9)=3.98 ms WakeUp_ConfigBChannel2 2) Calculation of usable Wake Up Pattern Time: The Wake Up Pattern time is the minimal duration of wake up patterns. T =Wake Up Pattern/(Data Rate*tolerance)=2000/(10 kb/s*1.1)=181.81 ms Wakeup_PatternA T =2000/(10 kb/s*1.1)=363.62ms Wakeup_PatternB ...
Page 63
A, Channel 1) until the on time has elapsed. The timing calculation can be seen in the next figure. Note that Permanent Wake Up Search makes sense only in the Const On/Off Mode. Single Channel, Single Config ...
Page 64
RX polling sleep mode T On M*T Figure 28 Active Idle Period Including Fast Fall Back To Sleep SPMC: Self Polling Mode Control Register ADDR: 0x07 Bit R/W Description 3 W PERMWUSEN: Permanent Wake Up Search enable during ...
Page 65
SPMOFFT0: Self Polling Mode Off Time Register0 ADDR: 0x09 Bit R/W Description 7:0 W SPMOFFT: Set Value Self Polling Mode Off Time: Bit 7...Bit 0(LSB) Off Time = T RT Min: 0001h = 1*T Reg.Value 3FFFh = 16383*T Max: 0000h ...
Page 66
RF Path RF-Mixer RFIN+ LNA RFIN- Figure 29 RF Path RFIN+ and RFIN- are inputs to the on chip LNA usually connected to RFIN+, and RFIN- is grounded filter with differential outputs is used, such ...
Page 67
... Bit R/W Description 7:5 W Always set SSBSEL: Local Oscillator Injection Mode Selection 0: Lo-Side LO Injection .. use for TDA5230 1: Hi-Side LO Injection .. use for TDA5231 3:0 W Always set to 0 2.4.7.1 RX-RUN/RXD Pin The receiver enable signal is offered at the dedicated RX-RUN/RXD Pin to control external components such as an external LNA. Whenever the receiver is active, the RX- RUN output is high ...
Page 68
CMC1: Chip Mode Control Register 1 ADDR: 0x03 Bit R/W Description 0 W RXRUNRXDSEL: RX-RUN/RXD Pin Function 0: RX-Run Signal out at Pin RX-RUN/RXD 1: RX-Data out at Pin RX-RUN/RXD Data Sheet Functional Description Reset Value: 0x00 64 Version 4.0, ...
Page 69
Functionality of the IF Path 2.4.8.1 IF Filter The output of the image reject mixer is buffered by the IF driver amplifier. The signal is then filtered by one or (alternatively) two external 10.7 MHz IF filters. IFBUF-OUT LIM-IN+ ...
Page 70
If bandwidth switching is required, the first IF Filter is wideband, and is used if the IF MUX is switched to IFBUF-IN. The second IF Filter is narrowband, if the IF MUX is switched to LIM-IN+, the narrow characteristic of ...
Page 71
The RSSI signal is used to determine the relative RF input signal power of a received signal or data transmission, and for example, to estimate the transmitter distance. RSSI can be read either from the analog output as described below, ...
Page 72
Typical RSSI+ over Input Signal Power 2, , Figure 33 Typical RSSI+ over Input Signal Power The true RSSI signal is calculated by the following ...
Page 73
Accuracy is optimized by trimming true RSSI at noise level (no input signal calculated value of -0.92 to 0.90 and at strong input signals (about -10 dBm recommended either to use RSSI with the ...
Page 74
LIMC0: Trim RSSI Gain ADDR: 0x1B Bit R/W Description 4:0 W LIMGAIN: Trim the RSSI Gain (Slope) Min: 00h = Minimum gain Max: 1Fh = Maximum gain IAF TDA523x Config Tool sets this value to 00h by default LIMC1: Trim ...
Page 75
RSSI Peak Detector As mentioned earlier, RSSI is also sampled by an ADC, delivering an 8-bit resolution. All four RSSI signals are connected to the differential inputs, and True RSSI with optimal temperature compensation is automatically generated. The Chip ...
Page 76
Peak Detector 2 is used to measure RSSI independent of a data transfer and to digitally trim RSSI read via SFR RSSI2. Observation of the RSSI signal is active whenever the RX-RUN signal is high. The RSSI2 register ...
Page 77
Typical Typical RSSI2 over Input Signal Power 250 200 150 100 50 0 -125 -115 -105 -95 Figure 36 Typical Digital RSSI over Input Signal Power Recommended Digital Trimming Procedure: • Download configuration file (Run Mode Slave, LIMGAIN, LIMOFFS set ...
Page 78
RSSI1: Peak Detector 1 read register ADDR: 0xAC Bit R/W Description 7:0 R RSSI1: peak level during payload Tracking started after FSYNC + PKBITPOS Set at EOM Cleared at Reset and FSYNC RSSI2: Peak Detector 2 read register ADDR: 0xAD ...
Page 79
Digital Receiver The functionality of the Digital Receiver (DigRX) is divided into three consecutive data processing stages: the Data Filter, the Clock and Data Recovery and the Framer Synchronization Unit. The architecture of the Digital Receiver is optimized for ...
Page 80
RUNIN chip-data available data available Figure 39 Data Latency The synchronization search time T pattern in an incoming data stream. The minimum value of the search time out length is the consequence of the system ...
Page 81
Based on the recommended value of 3.5 bits for the RUNIN, the recommended setting for SYSRTC0 = 0x87. This value is automatically used by the IAF TDA523x Configuration Tool! Dual: ASYSRCT0 & BSYSRCT0: ADDR: 0x76 & 0x96 Bit R/W Description ...
Page 82
FSK- Demodulator from A Pre RSSI- Slicer D Generator Peak Detector Figure 40 AD-Control and Matched-FIlter AD Converter: The AD sampling rate division factor ADCDIV is always a multiple of 16 times of the data rate, and in a ...
Page 83
ADCDIV ASKDEC Dual: ADCSPLRDIV and BDCSPLRDIV: ADDR: 0x6D and 0x8D Bit R/W Description 7:0 W ADCDIV: ADC sampling rate division factor. Dual: ADATFILT0 and BDATFILT0: ADDR: 0x6F and 0x8F Bit R/W Description 5:3 W ASKSCA: CIC-filter Input Scaling Factor 000b: ...
Page 84
The higher the output of ASKNP, the better the reliability of the related data bit. The signal detector uses this value to distinguish between acceptable data and unacceptable data (e.g. noise). f sys FSK noise from limiter power meter f ...
Page 85
The next diagram shows the system characteristics to consider in choosing the best Signal Detector level. On the one hand, achieving good FAR (False Alarm Rate) performance that a higher threshold level must be set, but the MER/BER (Message Error ...
Page 86
Do 500 (50) readings of ASKNP with no RF input signal applied (=noise only). Calculate average and Standard Deviation (automatically done by TDA523x Explorer). Signal Detector Threshold is average plus 2 times the standard deviation. Of course this value has ...
Page 87
Dual: ASIGDET0 and BSIGDET0: ADDR: 0x71 and 0x91 Bit R/W Description (For detailed procedure, refer to Application note.) 7:6 W SDCNT: Signal Detector Threshold Counter (Run Mode) 00b: disabled 5:0 W SDTHR: Signal Detector Threshold Level (Run Mode) Dual: ASIGDET1 ...
Page 88
Dual: ASIGDETLO and BSIGDETLO: ADDR: 0xB6 and 0xB7 Bit R/W Description (For detailed procedure refer to Application note SDLORE: Source selection of ASK Noise Power status register 0: ASK Noise for SIGDET0/1 1: Signal for SIGDETLO If enabled, ...
Page 89
... The output signal of the limiter amplifier at an IF-center-frequency from 10.7 MHz is converted to near baseband by an I/Q mixer, driven from a programmable Direct Digital Synthesizer. The programming of the Direct Digital Synthesizer is done with the registers FSKNCO0, FSKNCO1 and FSKNCO2. NCO value calculation: TDA5230: For Lo-Side LO Injection mode operation: Data Sheet Filter Demodulator I ...
Page 90
TDA2531: For Hi-Side LO Injection mode operation: This value must be converted to HEX Format and written to the registers FSKNCO2 FSKNCO1 and FSKNCO0, where FSKNCO2 is the MSB register. The calculation above is fully automatically performed by the IAF ...
Page 91
The selection is done with the registers FSKFILBW0 and FSKFILBW1. Setting Typical 3dB Bandwidth +/-250 +/-80kHz +/-125 +/-50kHz +/-62.5 +/-40kHz +/-31.25 +/-20kHz 1) Values are only ”about” values and should be used for orientation only. Bandwidth is also dependent on ...
Page 92
Dual: AFSKFILBW1 & BFSKFILBW1: ADDR: 0x7C & 0x9C Bit R/W Description 6:4 W FSKSCA: FSK Pre Filter Scaling 3:0 W FSKDEL: FSK Pre Filter Comb Delay Setting use 1000b FSK Demodulator: The FSK Demodulator is based on a delay and ...
Page 93
Dual: AFSKDEMBW0 and BFSKDEMBW0: ADDR: 0x7D and 0x9D Bit R/W Description 7:4 W not used 3:0 W DAMDLY: FSK Demodulator Sensitivity use 0100b Dual: AFSKDEMBW1 and BFSKDEMBW1: ADDR: 0x7E and 0x9E Bit R/W Description 7:0 W DAMDEC: FSK DAM Decimation ...
Page 94
T nom from slicer T nom Figure 44 Clock Recovery (ADPLL) Clock-Recovery is realized as standard ADPLL Unit for fast setting. The Clock Recovery locks after 4 correct Manchester coded bits, independent of duty cycle (35%, 65%) and data rate ...
Page 95
The PLL will be unlocked if a code violation of more than the defined length is detected, which is set in the TVWIN control register. An other criterion for PLL re-synchronization is an End Of Message (EOM) signalled by the ...
Page 96
TVWIN CV Window Length The PLL unlocks if the reference signal is lost for more than the time defined in the TVWIN register. During the TSI GAP (See TSI GAP Mode) the PLL and the TVWIN are frozen. The TVWIN ...
Page 97
ADDR: 0x74 and 0x94 Bit R/W Description 3:2 W IVAL: I Value use 01b 1:0 W ISAT: I Value Saturation use 01b Dual: ACDR2 and BCDR2: ADDR: 0x75 and 0x95 Bit R/W Description 1:0 W RUNLEN: RUNIN length use 01b: ...
Page 98
Wake Up Generation Unit SSync Search Time Elapsed SSync WUBCNT Chip Data Clock Chip Data WUPAT0 WUPAT1 WUC Figure 46 Wake Up Generation Unit The Wake Up Generation Unit is used only in the Self Polling Mode for the ...
Page 99
The Bit Change Detector checks the incoming Manchester coded bit data stream for changes from 'Zero' to 'One' or 'One' to 'Zero'. This is the case if two consecutive chips are ’One’ or ’Zero’. The Pattern Detector is searching for ...
Page 100
Init Wakeup Unit SSync=1 Wakeup Criteria=Pattern Detection WUW Chip Counter < WUBCNT SSync=0 Pattern Detection WU=0 No WU=0 WUW Chip Counter elapsed Pattern Match=1 (WUW Chip Counter = WUBCNT) Figure 47 Wake Up Criteria Search Dual: AWUC and BWUC: ADDR: ...
Page 101
Dual: AWUPAT1 and BWUPAT1: ADDR: 0x27 and 0x48 Bit R/W Description 7:0 W WUPAT1: Wake Up Detection Pattern: Bit 15(MSB)...Bit 8 (in Chips) Dual: AWUBCNT & BWUBCNT: ADDR: 0x28 and 0x49 Bit R/W Description 6:0 W WUBCNT: Wake Up Bit ...
Page 102
Frame Synchronization The Frame Synchronization Unit (Framer) synchronizes to a specific pattern to identify the exact start of a data frame. This pattern is called TSI (Telegram Start Identifier). There are different TSI modes selectable via the configuration: • ...
Page 103
Data Manchester- Decoder Data Clock CV Code-Violation Detector Sync TSI wild card Chip-Data Clock from CR Chip-Data from Data-Slicer MRB TSI Data-Pattern LSB MUX MRB TSI Data-Pattern LSB Figure 48 Frame Synchronisation Unit The two independent correlators can be configured ...
Page 104
TSILENA = 16d, TSILENB = 6d RunIn Incoming Pattern Manchester Coded TSI Pattern Match FSYNC Data into FIFO Figure 49 TSI Mode 16-Bit 8-Bit Mode: As two correlators working simultaneously in parallel ...
Page 105
TSILENA = 8d, TSILENB = 12d TSIGRSYN = 1 RunIn Incoming Pattern Manchester Coded ...
Page 106
Some examples of TSI patterns ...
Page 107
ADDR: 0x82 and 0xA2 Bit R/W Description 2 W MANCPAJ: Manchester code phase readjustment 0: disabled - Manchester code polarity is defined by the TSI pattern. 1: enabled - the code phase readjustment will be done with each “1001” or ...
Page 108
Dual: ATSIPTA0 and BTSIPTA0: ADDR: 0x86 and 0xA6 Bit R/W Description 7:0 W TSIPTA0: Data Pattern for TSI comparison: Bit 7...Bit 0(LSB) (in chips) Dual: ATSIPTA1 and BTSIPTA1: ADDR: 0x87 and 0xA7 Bit R/W Description 7:0 W TSIPTA1: Data Pattern ...
Page 109
Dual: AEOMDTLEN and BEOMDTLEN: ADDR: 0x8B and 0xAB Bit R/W Description 7:0 W DATLEN: Length of Data Field in Telegram Counting starts after the last TSI Bit Min: 00h = The next bit after TSI found (when EOM criterion is ...
Page 110
TSI A RUNIN < 1bit Figure 54 Clock Recovery GAP Re-synchronization Mode 1 When the time TSI GAP in the start sequence of the transmitted telegram has elapsed, the receiver needs a certain time (GAPSync = 5...6 chips) ...
Page 111
RunIn Incoming Pattern[bits] ... TSIBstart Figure 55 TSIGap The next figure shows the TVWIN and TSIGAP dependency. TVWIN CV TVWIN without GAP Figure 56 TVWIN and TSIGAP dependency example TVWIN calculation for pattern without GAP time: ...
Page 112
TVWIN = round max Dual: ATSIMODE and BTSIMODE: ADDR: 0x82 and 0xA2 Bit R/W Description 7 W TSIGRSYN: TSI Gap Resync Mode (For detailed information, see ATSIGAP/BTSIGAP register description) 0: OFF 1: PLL reset after TSI Gap ...
Page 113
Pre-Slicer Setting: During the GAP time there is high sensitivity to jammer, especially if the jammer is close to the bit rate or 1/2 bit rate. The Pre-Slicer helps to suppress jammer during the GAP time. Therefore, in TSI GAP ...
Page 114
Message-ID Scanning Hardware Description This unit is used to define special combination of bits in the data stream, which identifies the pattern. All SFRs configuring the Message ID Scanning Unit feature the dual configuration capability. Furthermore, ...
Page 115
Organized Message ID In this mode four bytes are merged to define an ID Pattern. This does not mean that the ID must be exactly four Bytes long. The number of bytes used there is defined in the MIDC1 ...
Page 116
Organized Message ID In this mode two bytes are merged to define an ID Pattern patterns are possible. 8 MID0 8 MID1 8 MID2 8 MID3 8 MID4 8 MID5 8 MID6 8 MID7 8 MID8 ...
Page 117
It is possible to choose which part of the incoming data stream is compared against the stored MIDs. The register MIDC0 contains the Scan Start Position (Bit 0 to Bit 127). If the Bit Counter detects the Scan Start Position ...
Page 118
Dual: AMIDC1 and BMIDC1: ADDR: 0x3E and 0x5F Bit R/W Description 3 W MIDSEN: Enable ID screening 0: Disabled 1: Enabled 2 W MIDBO: Message ID organization 0: 2-Byte 1: 4-Byte 1:0 W MIDNTS: Message ID Number of Bytes To ...
Page 119
Data FIFO The Data FIFO is the storage for the received data frames written during data reception. The host microcontroller is able to start reading via SPI right after frame sync (interrupt). The FIFO can store up ...
Page 120
Address Pointers jump from their maximum value (127 FIFO stops at EOM or after Sync loss. FIFO Lock Behavior The FIFO possesses a lock mechanism that is enabled via the SFR control bit FIFOLK in CMC0 register. If this mechanism ...
Page 121
Known Problem on using FIFO Lock in combination with EOM Interrupt in Run Mode Slave: Indifferent to the described behavior in Run Mode Slave, the NINT sticks low for low active Interrupt or high for high active interrupt, after an ...
Page 122
... Init 2.4.16 Transparent Mode In addition to the FIFO functionality, the TDA5230 offers the received data in a Transparent Mode. In this mode, the Manchester decoded data is available at an external pin. This is the same data that is written into the FIFO. This means that data is only available after a frame synchronization ...
Page 123
RXD NSTR T /16 T /16 BIT BIT Figure 63 Transparent Mode CMC1: Chip Mode Control Register 1 ADDR: 0x03 Bit R/W Description 2 W CLKRXDSEL: CLKOUT/RXD pin Function 0: CLKOUT at Pin CLKOUT/RXD 1: RX-Data out at pin CLKOUT/RXD ...
Page 124
Interrupt Generation Unit The Interrupt Generation Unit receives all possible interrupts and sets the NINT signal based on the configuration of the Interrupt Mask register (IM). The Interrupt Status register is set from the Interrupt Generation Unit, depending on ...
Page 125
RESET CMC1/NINTNSTRSEL CMC1/NINTPOL SPI READ NINT/NSTR WU(A,B) FSYNC(A,B) MID(A,B) EOM(A,B) Figure 65 Interrupt Generation Waveform Known Problem on using EOM Interrupt in combination with FIFO Lock in Run Mode Slave: In difference to the described behavior ...
Page 126
IS: Interrupt Status Register ADDR: 0x04 Bit R/W Description 7 C EOMB: End of Message Config.B Reset event sets all bits MIDFB: Message ID Found Config.B Reset event sets all bits FSYNCB: ...
Page 127
ADDR: 0x05 Bit R/W Description 3 W IMEOMA: Mask End of Message Config Mask(active) 1: Mask(inactive IMMIDFA: Mask Message ID Found Config Mask(active) 1: Mask(inactive IMFSYNCA: Mask Frame Sync Config ...
Page 128
Read Register NCS Frame SCK Instruction Register Address SDI high impedance Z SDO Figure 66 Read Register To read from the ...
Page 129
SPIAT: SPI Address Tracer ADDR: 0x00 Bit R/W Description 7:0 R Address Tracer Register SPIDT: SPI Data Tracer ADDR: 0x01 Bit R/W Description 7:0 R Data Tracer Register Read FIFO NCS Frame SCK Instruction SDI I7 I6 ...
Page 130
Chip Serial Number Every device contains a unique, preprogrammed 32-bit wide serial number. This number can be read out as registers SN0, SN1, SN2 and SN3 via the SPI interface. Figure 69 Chip Serial Number Table 2 Serial Number ...
Page 131
SN3: Serial Number Register3 ADDR: 0x11 Bit R/W Description 7:0 R SN: Serial Number: Bit 31 (MSB)...Bit 24 2.4.20 Digital Input/Output Pins As long as the pin P_ON is high, all digital output pins operate as described. If the pin ...
Page 132
Register Descriptions Due to the variety of device functions and protocols, several registers and register bits have dedicated functions according to the selected operation mode. Modification of register settings, unless otherwise noted, is only allowed in Sleep and Hold ...
Page 133
Table 3 Register Descriptions Name Addr. R/W Def. Description LOC 0x16 LIMC0 0x1B LIMC1 0x1C ASPMONT0 0x1F ASPMONT1 0x20 AMT 0x21 ARFPLL1 0x22 ARFPLL2 0x23 ARFPLL3 0x24 AWUC 0x25 AWUPAT0 0x26 AWUPAT1 0x27 AWUBCNT 0x28 AMID0 0x29 AMID1 0x2A AMID2 ...
Page 134
Table 3 Register Descriptions Name Addr. R/W Def. Description AMID14 0x37 AMID15 0x38 AMID16 0x39 AMID17 0x3A AMID18 0x3B AMID19 0x3C AMIDC0 0x3D AMIDC1 0x3E AIF0 0x3F BSPMONT0 0x40 BSPMONT1 0x41 BMT 0x42 BRFPLL1 0x43 BRFPLL2 0x44 BRFPLL3 0x45 BWUC ...
Page 135
Table 3 Register Descriptions Name Addr. R/W Def. Description BMID8 0x52 BMID9 0x53 BMID10 0x54 BMID11 0x55 BMID12 0x56 BMID13 0x57 BMID14 0x58 BMID15 0x59 BMID16 0x5A BMID17 0x5B BMID18 0x5C BMID19 0x5D BMIDC0 0x5E BMIDC1 0x5F BIF0 0x60 XTALCAL0 ...
Page 136
Table 3 Register Descriptions Name Addr. R/W Def. Description ACDR0 0x73 ACDR1 0x74 ACDR2 0x75 ASYSRCT0 0x76 ATVWIN 0x77 FSK related register AFSKNCO0 0x78 AFSKNCO1 0x79 AFSKNCO2 0x7A AFSKFILBW0 0x7B AFSKFILBW1 0x7C AFSKDEMBW0 0x7D AFSKDEMBW1 0x7E AFSKDEMBW2 0x7F ANDTHRES 0x80 ...
Page 137
Table 3 Register Descriptions Name Addr. R/W Def. Description BDCSPLRDIV 0x8D BPKBITPOS 0x8E Data filter related register BDATFILT0 0x8F BDATFILT1 0x90 BSIGDET0 0x91 BSIGDET1 0x92 additional data filter related registers see end of table Clock recovery related register BCDR0 0x93 ...
Page 138
Table 3 Register Descriptions Name Addr. R/W Def. Description BTSIPTA0 0xA6 BTSIPTA1 0xA7 BTSIPTB0 0xA8 BTSIPTB1 0xA9 BEOMC 0xAA BEOMDTLEN 0xAB Status Register RSSI1 0xAC RSSI2 0xAD FSKNP 0xAF ASKNP 0xB0 Additional data filter related registers APSLC 0xB4 BPSLC 0xB5 ...
Page 139
Detailed register descriptions SPIAT: SPI Address Tracer ADDR: 0x00 Bit R/W Description 7:0 R Address Tracer Register SPIDT: SPI Data Tracer ADDR: 0x01 Bit R/W Description 7:0 R Data Tracer Register CMC0: Chip Mode Control Register 0 ADDR: 0x02 ...
Page 140
ADDR: 0x02 Bit R/W Description 3 W RMSL: Run Mode Slave Configuration This Bit is only relevant in Slave Mode, used to define the configuration 0: Configuration A 1: Configuration DCE: Dual Configuration Enable This Bit is ...
Page 141
ADDR: 0x03 Bit R/W Description 1 W NINTNSTRSEL: NINT/NSTR Pin Function 0: Interrupt out at Pin NINT/NSTR 1: RX-Data Strobe out NINT/NSTR 0 W RXRUNRXDSEL: RX-RUN/RXD Pin Function 0: RX-Run Signal out at Pin RX-RUN/RXD 1: RX-Data out at Pin ...
Page 142
IM: Interrupt Mask Register ADDR: 0x05 Bit R/W Description 7 W IMEOMB: Mask End of Message Config Mask (active) 1: Mask (inactive IMMIDFB: Mask Message ID Found Config Mask (active) 1: Mask (inactive) 5 ...
Page 143
SPMC: Self Polling Mode Control Register ADDR: 0x07 Bit R/W Description 3 W PERMWUSEN: Permanent Wake Up Search enable during On-Time 0: Disabled 1: Enabled 2 W SPMAIEN: Self Polling Mode Active Idle Enable 0: Disabled 1: Enabled 1:0 W ...
Page 144
SPMOFFT1: Self Polling Mode Off Time Register 1 ADDR: 0x0A Bit R/W Description 5:0 W SPMOFFT: Set Value Self Polling Mode Off Time: Bit 13(MSB)...Bit 8 Off-Tim = T RT Min: 0001h = 1*T Reg.Value 3FFFh = 16383*T Max: 0000h ...
Page 145
SN2: Serial Number Register 2 ADDR: 0x10 Bit R/W Description 7:0 R SN: Serial Number: Bit 23...Bit 16 SN3: Serial Number Register 3 ADDR: 0x11 Bit R/W Description 7:0 R SN: Serial Number: Bit 31 (MSB)...Bit 24 RFC: RF Control ...
Page 146
... Local Oscillator Control Register ADDR: 0x16 Bit R/W Description 7:5 W Always set SSBSEL: Local Oscillator Injection Mode Selection 0: Lo-Side LO Injection..use for TDA5230 1: Hi-Side LO Injection..use for TDA5231 3:0 W Always set to 0 LIMC0: Trim RSSI Gain ADDR: 0x1B Bit R/W Description ...
Page 147
ADDR: 0x1C Bit R/W Description 4 W RSSIMONE: Enable buffer for RSSI pin 0: buffer off 1: buffer on 3:0 W LIMOFFS: Trim the RSSI Offset Min Minimum offset Max: Fh= Maximum offset Dual: ASPMONT0 and BSPMONT0: ADDR: ...
Page 148
Dual: AMT and BMT: ADDR: 0x21 and 0x42 Bit R/W Description 3:2 W NOC:: Number of Channels Only used in the Self Polling Mode to define how many channels are to be scanned. In the Slave Mode, only one channel ...
Page 149
ADDR: 0x22 and 0x43 Bit R/W Description 4:2 W RFPLLR1: Channel 1, PLL Divider Factor R 000 : 001 : 010 : 011 : 100 : R = ...
Page 150
Dual: ARFPLL3 and BRFPLL3: Mode) ADDR: 0x24 and 0x45 Bit R/W Description 4:2 W RFPLLR3: Channel 3, PLL Divider Factor R 000 : 001 : 010 : 011 : R = ...
Page 151
Dual: AWUPAT1 and BWUPAT1: ADDR: 0x27 and 0x48 Bit R/W Description 7:0 W WUPAT1: Wake Up Detection Pattern: Bit 15(MSB)...Bit 8 (in chips) Dual: AWUBCNT and BWUBCNT: ADDR: 0x28 and 0x49 Bit R/W Description 6:0 W WUBCNT: Wake Up Bit ...
Page 152
Dual: AMIDC1 and BMIDC1: ADDR: 0x3E and 0x5F Bit R/W Description 3 W MIDSEN: Enable ID Screening 0: Disabled 1: Enabled 2 W MIDBO: Message ID Organization 0: 2-Byte 1: 4-Byte 1:0 W MIDNTS: Message ID Number of Bytes To ...
Page 153
XTALCAL1: Trim XTAL frequency, fine ADDR: 0x62 Bit R/W Description 3 W XTAL_SW_FINE_3: Connect trim capacitor: 500 XTAL_SW_FINE_2: Connect trim capacitor: 250 XTAL_SW_FINE_1: Connect trim capacitor: 125 XTAL_SW_FINE_0: Connect trim capacitor: ...
Page 154
Dual: ADCSPLRDIV and BDCSPLRDIV: ADDR: 0x6D and 0x8D Bit R/W Description 7:0 W ADCDIV: ADC Sampling Rate Division Factor. The ADC sampling rate factor must be calculated together with Note that for better performance, the highest possible ADC sampling rate ...
Page 155
Dual: ADATFILT1 and BDATFILT1: ADDR: 0x70 and 0x90 Bit R/W Description 5:0 W ASKDEC: CIC-filter Decimation Factor: Choose the highest possible ADC sampling rate for the best performance ASKDEC Dual: ASIGDET0 and BSIGDET0: ADDR: 0x71 and 0x91 Bit R/W Description ...
Page 156
Dual: APSLC and BPSLC: ADDR: 0xB4 and 0xB5 Bit R/W Description 7 W PSLCDA: Pre-Slicer disable 0: Pre-Slicer enable: only used in combination with TSI GAP Mode using standard settings as below! 1: Pre-Slicer disable (default) 6:5 W PSLCHYS: Pre-Slicer ...
Page 157
Dual: ASIGDETSEL and BSIGDETSEL: ADDR: 0xB8 and 0xB9 Bit R/W Description 3:2 W SDSELLO: SIGDETLO Range Selection Factor 00b: 2 01b: 4 10b: 6 (default value) 11b: 8 The selected Signal Detector value is divided by the 2^Range Selection Factor. ...
Page 158
Dual: ACDR1 and BCDR1: ADDR: 0x74 and 0x94 Bit R/W Description 7:6 W CORSAT: Correlator Output Value (Timing extrapolation unit) use 01b 5:4 W LFSAT: Loop Filter Saturation use 10b 3:2 W IVAL: I Value use 01b 1:0 W ISAT: ...
Page 159
Dual: ATVWIN and BTVWIN: ADDR: 0x77 and 0x97 Bit R/W Description 7:0 W TVWIN: CV Window Length 28h: 40/16 bits FFh: 255/16 bits The minimal value for the TVWIN Register must be configured to 1 CV=28h (( *CV ...
Page 160
Dual: AFSKFILBW1 and BFSKFILBW1: ADDR: 0x7C and 0x9C Bit R/W Description 6:4 W FSKSCA: FSK Pre-Filter Scaling FSKSCA 3:0 W FSKDEL: FSK Pre-Filter Comb Delay Setting use 1000b: default Dual: AFSKDEMBW0 and BFSKDEMBW0: ADDR: 0x7D and 0x9D Bit R/W Description ...
Page 161
Dual: ANDTHRES and BNDTHRES: ADDR: 0x80 and 0xA0 Bit R/W Description (For detailed procedure refer to application note.) 7:0 W NDTHRES: FSK Noise Detector Threshold See application notes “How to choose an Application specific Signal Detection Threshold for TDA523x based ...
Page 162
Dual: ATSIMODE and BTSIMODE: ADDR: 0x82 and 0xA2 Bit R/W Description 7 W TSIGRSYN: TSI Gap Resync Mode (For detailed information, see ATSIGAP/BTSIGAP register description) 0: OFF (default) 1: PLL reset after TSI Gap 6:3 W TSIWCA: Wild Cards for ...
Page 163
Dual: ATSILENB and BTSILENB: ADDR: 0x84 and 0xA4 Bit R/W Description 4:0 W TSI B Length (in chips): (0x11 up to 0x1F not used) Min: 00h =0 bit (see also ATSILENA) Max: 10h = 16 chips = 8 bits Dual: ...
Page 164
Dual: ATSIPTB0 and BTSIPTB0: ADDR: 0x88 and 0xA8 Bit R/W Description 7:0 W TSIPTB0: Data Pattern for TSI Comparison (in chips) Dual: ATSIPTB1 and BTSIPTB1: ADDR: 0x89 and 0xA9 Bit R/W Description 7:0 W TSIPTB1: Data Pattern for TSI Comparison ...
Page 165
FSKNP: FSK Noise Power ADDR: 0xAF Bit R/W Description 7:0 R FSK Noise Power The read only register contains the actual noise power that should be used to set the Dual: ANDTHRES and BNDTHRES: FSK Noise Detector Threshold register. ASKNP: ...
Page 166
Specifications 4.1 Electrical Data 4.1.1 Absolute Maximum Ratings Attention: The AC/DC characteristic limits are not guaranteed. The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as latch-up or permanent damage to the IC ...
Page 167
... Parameter General B.1 TDA5230 Supply current in Run Mode (excluding IF buffer) B.1E TDA5231 Supply current in Run Mode (excluding IF buffer) B.2 TDA5230 Supply current in Run Mode (excluding IF buffer) B.2E TDA5231 Supply current in Run Mode (excluding IF buffer) B.3 Supply current in Sleep Mode °C amb ° ...
Page 168
... B.12 Channel Hop Latency Time and Configuration Change Latency Time (Configuration B.13 RF-Frontend startup delay B.14 Interrupt duration B 15 P_ON minimal pulse width Minimal MasterPeriod RF Characteristics C.1 TDA5230 RF-PLL Operational frequency band 1 Operational frequency band 2 Data Sheet Symbol Limit Values min. typ. I VDDpdwn 0.6 ...
Page 169
Parameter C.1E TDA5231 RF-PLL Operational frequency band 1 f C.2 Receiver input impedance f = 315 MHz 434 MHz 868 MHz RF C.3 Voltage Gain RFIN → IF-OUT RF-IN matched to 50 Ω ...
Page 170
Parameter C.11 Emission at pins RFIN+ and RFIN 315 MHz 434 MHz 868 MHz RF IF Characteristics D.1 IF buffer amplifier center frequency D.2 IF buffer amplifier bandwidth D.3 IF buffer ...
Page 171
... E.9 RSSI slope untrimmed E.10 RSSI slope user trimmed via SFRs LIMGAIN and LIMOFFS E.11 Resistive load at pin RSSI E.12 Capacitive load at pin RSSI Crystal Oscillator Characteristics F.1 TDA5230 Crystal frequency F.1E TDA5231 Crystal frequency F.2 Shunt capacitance F.3 Motional capacitance F ...
Page 172
Parameter G.1 High level input voltage G.2 Low level input voltage (except pin P_ON) G.3 Low level input voltage at pin P_ON G.4 High level input leakage current G.5 Low level input leakage current G.6 High level output voltage ...
Page 173
Note sys sys Note 3: If EOM Interrupt is used in combination with FIFO Lock in Run Mode Slave, the Interrupt line is not reset till FIFO is read. See ...
Page 174
... Hardware: Testboard TDA523x V2.1 * Single-Ended Matching for 315.00 MHz * Receive Frequency 315.00MHz; Hi-Side LO-Injection * Reference-Clock: XTAL=15.2671875 MHz; RF-PLL: R=2, S=0 TDA5230 and TDA5231: * IF-Gain: Attenuation set to minimum * IF-Filter: Center=10.7MHz; BW=280kHz; Connected between IF-OUT and LIM-IN+ * Received-Signal at zero Offset to IF Center Frequency ...
Page 175
Table 7 Characteristics of Digital Data Filter and Data Clock Recovery The following Specification values are evaluated with ASK 2kBit, ASK 9.6 kBit, FSK 9.6 kBit & D ±35 kHz. Acceptance Criteria is: MER < Parameter H.1 ...
Page 176
Parameter I.3 FSK demodulator input bandwidth (Offset from nominal IF center frequency where sensitivity is not lower than 3dB compared to sensitivity at center frequency) I.4 Maximum recommended FSK Deviation Data Sheet Symbol Limit Values min. typ. D -90 ...
Page 177
Table 9 Sensitivity of Receiver The following Specification values are evaluated for the data-rates given below. Acceptance criteria is: MER < Parameter J.1 Sensitivity Limit ASK-Mode Data Rate 0.5 kbit/s Data Rate 2 kbit/s Data Rate 9.6 ...
Page 178
... ASK Sensitivity of Receiver in other Frequency Bands The following Specification values are evaluated for FSK 2kbit. Acceptance Criteria is: MER < Parameter L.1 Sensitivity Limit TDA5230 868.3 MHz, Matching to 868.3 MHz, XTAL=13.4 MHz * not subject to production test - verified by characterization/design Table 12 FSK Sensitivity of Receiver in other Frequency Bands ...
Page 179
Timing Diagrams 4.2.1 Serial Input Timing NCS t CS SCK SDI SDO Figure 70 Serial Input Timing 4.2.2 Serial Output Timing NCS SCK t CDOV Z SDO SDI ADDR LSB Figure 71 Serial Output Timing Data Sheet t SSu ...
Page 180
Test Circuit, Evaluation Board V2.1 Figure 72 Test Circuit Schematic Data Sheet 176 Version 4.0, 2007-06-01 TDA523x Specifications ...
Page 181
Test Board Layout - Evaluation Board V2.1 Figure 73 Test Board Layout , Top View Figure 74 Test Board Layout , Bottom View Data Sheet 177 Version 4.0, 2007-06-01 TDA523x Specifications ...
Page 182
Figure 75 Test Board Layout, Component View Data Sheet 178 Version 4.0, 2007-06-01 TDA523x Specifications ...
Page 183
... Bill of Materials Pos. Part Value Package 1 IC1 TDA5230/ PG-TSSOP-28 SMD TDA5231 Ohm/ 0603 open Ohm/ 0603 open Ohm/ 0603 22 Ohm 5 C1 3.9 pF 0603 6 C2 3.9 pF 0603 7 C3 100 nF 0603 8 C4 100 nF 0603 9 C5 100 nF / 0603 1 µ 100 nF 0603 11 C7 1.8 pF 0603 1 ...
Page 184
Pos. Part Value Package Interface / optional 17 IC2 74HC08 / SO14 74HCT08 18 IC3 74HC08 / SO14 74HCT08 Ohm 0603 20 R5 100 Ohm 0603 21 R6 100 Ohm 0603 22 R7 100 Ohm 0603 23 ...
Page 185
Package Outlines 0.65 +0.08 2) 0.22 -0. 9.7 ±0.1 Index Marking 1) Does not include plastic or metal protrusion of 0.15 max. per side 2) Does not include dambar protrusion Figure 76 PG-TSSOP-28-1 Package Outlines You can ...
Page 186
... Published by Infineon Technologies AG ...