TDA5230 Infineon Technologies, TDA5230 Datasheet - Page 120

no-image

TDA5230

Manufacturer Part Number
TDA5230
Description
IC RECEIVER ASK/FSK 28-TSSOP
Manufacturer
Infineon Technologies
Type
Receiverr
Datasheet

Specifications of TDA5230

Package / Case
28-TSSOP
Frequency
433MHz ~ 450MHz, 865MHz ~ 868MHz
Sensitivity
-111dBm
Data Rate - Maximum
20 kbps
Modulation Or Protocol
ASK, FSK
Applications
RKE, TPM, Security Systems
Current - Receiving
8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
3 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Operating Frequency
870 MHz
Operating Supply Voltage
3.3 V, 5 V
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
SP000076520
TDA5230
TDA5230INTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA5230
Manufacturer:
INF
Quantity:
9 999
Part Number:
TDA5230
Manufacturer:
NICHICON
Quantity:
5 192
Part Number:
TDA5230
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230
Quantity:
4 800
Part Number:
TDA5230C3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230C3
Quantity:
50
Address Pointers jump from their maximum value (127
FIFO stops at EOM or after Sync loss.
FIFO Lock Behavior
The FIFO possesses a lock mechanism that is enabled via the SFR control bit FIFOLK
in CMC0 register. If this mechanism is enabled, the FIFO will enter a FIFO Lock state at
the detection of the EOM criterion. During the time that the FIFO is locked, it is not
possible for additional data to be received in the Run Mode Self Polling. This means that
it is only possible to detect another wake up in the Self Polling Mode, but no more data
in the Run Mode Self Polling. This will guarantee that only the first complete data packet
is stored in the FIFO. The FIFO will remain locked unless one of three conditions occurs:
1.) The remaining contents of the FIFO are completely read out via the SPI
2.) The SFR control bit FIFOLK is cleared.
3.) INITFIFO at Cycle Start is set in the CMC0 register and
Figure 61
Data Sheet
a) FSM is switched to Run Mode Slave or
b) FSM switches from Self Polling Mode to Run Mode Self Polling
FIFO Lock Behavior
INITFIFO (Init Fifo@ Cycle Start) = 1
EOM=1
FIFOLK=0
FIFOLK=0
Wait till FIFO is empty
Accept Data
Write Data into FIFO
FIFO Lock
EOM=1
FIFOLK=1
FIFO Empty=1
116
EOM=0
FIFO Empty = 0
FIFOLK=1
d
) to address zero. Writing to the
Functional Description
Version 4.0, 2007-06-01
TDA523x

Related parts for TDA5230