TDA5230 Infineon Technologies, TDA5230 Datasheet - Page 128

no-image

TDA5230

Manufacturer Part Number
TDA5230
Description
IC RECEIVER ASK/FSK 28-TSSOP
Manufacturer
Infineon Technologies
Type
Receiverr
Datasheet

Specifications of TDA5230

Package / Case
28-TSSOP
Frequency
433MHz ~ 450MHz, 865MHz ~ 868MHz
Sensitivity
-111dBm
Data Rate - Maximum
20 kbps
Modulation Or Protocol
ASK, FSK
Applications
RKE, TPM, Security Systems
Current - Receiving
8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
3 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Operating Frequency
870 MHz
Operating Supply Voltage
3.3 V, 5 V
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
SP000076520
TDA5230
TDA5230INTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA5230
Manufacturer:
INF
Quantity:
9 999
Part Number:
TDA5230
Manufacturer:
NICHICON
Quantity:
5 192
Part Number:
TDA5230
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230
Quantity:
4 800
Part Number:
TDA5230C3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230C3
Quantity:
50
Read Register
Figure 66
To read from the device, the chip must be selected first. Therefore, the master must set
the NCS line to low. After this, the instruction byte and the address byte are shifted in on
SDI and stored in the internal instruction and address register. The data byte at this
address is then shifted out on SDO. After completing the read operation the master sets
the NCS line to high.
Write Register
Figure 67
To write to the device, the chip must be selected first. Therefore the master must set the
NCS line to low. After this, the instruction byte and the address byte are shifted in on SDI
and stored in the internal instruction and address register. The following data byte is then
stored at this address.
After completing the write operation, the master sets the NCS line to high.
Use of the SPI Trace Registers:
The received address byte is stored into the register SPIAT and the received data byte
is stored into the register SPIDT. These two trace registers are readable. Therefore, an
external controller is able to check the correct address and data transmission by reading
out these two registers after each write instruction. The trace registers are updated at
every write instruction, so only the last transmission can be checked by a read out of
these two registers.
Data Sheet
NCS
SCK
SDO
SDI
SDO
NCS
SCK
SDI
high impedance Z
high impedance Z
I7
1
I7
1
I6
I6
I5
I5
Instruction
I4
Instruction
I4
I3
I3
I2
Read Register
Write Register
I2
I1
I1
I0
8
I0
A7 A6
8
1
A7 A6
1
Register Address
A5 A4
Register Address
A5 A4
Frame
Frame
A3 A2 A1 A0
A3 A2 A1 A0
8
D7 D6 D5 D4
8
1
D7 D6 D5 D4
1
Data Out
Data Byte
D3 D2 D1
D3 D2
D1 D0
D0
8
124
8
I7
1
I6
I5
I7
Instruction
1
I4
I6
I3
I5
Instruction
I2
I4
I1
I3
I0
I2
8
A7 A6
1
I1
I0
8
Register Address
A5 A4
A7 A6
1
Frame
A3 A2 A1 A0
Functional Description
Register Address
A5 A4
Frame
Version 4.0, 2007-06-01
A3 A2 A1 A0
8
D7 D6 D5 D4
1
8
D7 D6 D5 D4
Data Out
1
D3 D2 D1 D0
Data Byte
TDA523x
D3 D2
8
D1 D0
8

Related parts for TDA5230