TDA5230 Infineon Technologies, TDA5230 Datasheet - Page 21

no-image

TDA5230

Manufacturer Part Number
TDA5230
Description
IC RECEIVER ASK/FSK 28-TSSOP
Manufacturer
Infineon Technologies
Type
Receiverr
Datasheet

Specifications of TDA5230

Package / Case
28-TSSOP
Frequency
433MHz ~ 450MHz, 865MHz ~ 868MHz
Sensitivity
-111dBm
Data Rate - Maximum
20 kbps
Modulation Or Protocol
ASK, FSK
Applications
RKE, TPM, Security Systems
Current - Receiving
8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
3 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Operating Frequency
870 MHz
Operating Supply Voltage
3.3 V, 5 V
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
SP000076520
TDA5230
TDA5230INTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA5230
Manufacturer:
INF
Quantity:
9 999
Part Number:
TDA5230
Manufacturer:
NICHICON
Quantity:
5 192
Part Number:
TDA5230
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230
Quantity:
4 800
Part Number:
TDA5230C3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230C3
Quantity:
50
flexible and configurable frame synchronisation and Message ID scanning feature,
supported by special function registers. Received data of an accepted message is stored
in a FIFO and can be read out via the SPI interface.
A master control unit (MCU), implemented as a finite state machine and a Polling Timer
Unit control all actions of the device and can be configured via Special Function
Registers (SFRs). Various self-polling modes can be set up to achieve a maximum of
autonomous receiver operation. The Transparent Mode Unit defines the functionality of
the pins CLKOUT/RXD, NINT/NSTR and RX-RUN/RXD.
A fully integrated multi-channel PLLdrives the LO ports of the Image-Reject-Mixer. Within
a selected operational frequency band multiple channels are accessible by utilizing the
same reference crystal-frequency. The reference clock of the PLL and the digital section
are provided by a pierce type crystal oscillator that offers on chip fine-tuning to trim out
crystal tolerances. A programmable Clock Generation Unit divides the system clock by
a programmable ratio and drives the CLKOUT/RXD pin.
On chip voltage regulators generate the required internal supply voltages and allow the
IC to be operated at supply voltages between 3 V to 3.6 V and 4.5 V to 5.5 V. The digital
supply of the chip is monitored by a brown out detector and is equipped with a built-in
reset generator. Every device contains a unique serial number, which can be read out
via the SPI Interface.
Special Function Register and Control Bit Symbols
Figure 9
The register names, addresses, and control bits for each function are listed in a table at
the end of this section. Functional descriptions of all registers are provided in
Register
Data Sheet
Descriptions.
CONTROL
CONTROL
SFR Symbolism
Symbolizes unique SFR or SFR-control bit(s).
Symbolizes SFR or SFR-control bit(s) with dual-
configuration capability.
The name (if SFR) starts with A or B, depending on the
selected configuration.
17
Functional Description
Version 4.0, 2007-06-01
TDA523x
Chapter 3

Related parts for TDA5230