TDA5230 Infineon Technologies, TDA5230 Datasheet - Page 80

no-image

TDA5230

Manufacturer Part Number
TDA5230
Description
IC RECEIVER ASK/FSK 28-TSSOP
Manufacturer
Infineon Technologies
Type
Receiverr
Datasheet

Specifications of TDA5230

Package / Case
28-TSSOP
Frequency
433MHz ~ 450MHz, 865MHz ~ 868MHz
Sensitivity
-111dBm
Data Rate - Maximum
20 kbps
Modulation Or Protocol
ASK, FSK
Applications
RKE, TPM, Security Systems
Current - Receiving
8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
3 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Operating Frequency
870 MHz
Operating Supply Voltage
3.3 V, 5 V
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
SP000076520
TDA5230
TDA5230INTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA5230
Manufacturer:
INF
Quantity:
9 999
Part Number:
TDA5230
Manufacturer:
NICHICON
Quantity:
5 192
Part Number:
TDA5230
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230
Quantity:
4 800
Part Number:
TDA5230C3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230C3
Quantity:
50
Figure 39
The synchronization search time T
pattern in an incoming data stream. The minimum value of the search time out length is
the consequence of the system latency time T
The overall system latency time is calculated in two steps: T
input and the filter output (chip data available), and T
and the Framer output (decoded data available).
T
• matched filter computation time
• signal detector delay
T
• Data Slicer computation time
• Framer computation time. The 0.5 T spread is caused by the internal Framer circuit
This means, that for the minimum length of the SYSRCT0, the value 2 2/16 bits plus 0.5
bits, plus the RUNIN length, which is set in the CDR2 register, plus 1.5 bits (to consider
worst case RUNIN patterns) have to be used. To reach all data rate and duty cycle errors
10% of the overall sum must be added.
1) T..nominal duration of one data bit
Data Sheet
1
2
quantization behavior.
latency time include: (T
latency time include: (T
input data
chip-data available
data available
Data Latency
SYSRCT0
RUNIN
T
3
T
1
1
2
=
= 2 2/16 T + 0.5 T)
= 1.5 T to 2.0 T)
T
roundup
2
TSI
3
TSI
is the time the receiver requires for a search for a
(
(
TSI
(
RUNIN
76
1
1)
and RUNIN length.
+
2
2,125
is the time between the Slicer input
+
1
2
T
is the delay between ADC
RUNIN
) 16
2
Functional Description
PLL re-synchronization
T
Version 4.0, 2007-06-01
2
RUNIN
) 1,1
RUNIN
)
TDA523x

Related parts for TDA5230