TDA5230 Infineon Technologies, TDA5230 Datasheet - Page 94

no-image

TDA5230

Manufacturer Part Number
TDA5230
Description
IC RECEIVER ASK/FSK 28-TSSOP
Manufacturer
Infineon Technologies
Type
Receiverr
Datasheet

Specifications of TDA5230

Package / Case
28-TSSOP
Frequency
433MHz ~ 450MHz, 865MHz ~ 868MHz
Sensitivity
-111dBm
Data Rate - Maximum
20 kbps
Modulation Or Protocol
ASK, FSK
Applications
RKE, TPM, Security Systems
Current - Receiving
8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
3 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Operating Frequency
870 MHz
Operating Supply Voltage
3.3 V, 5 V
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
SP000076520
TDA5230
TDA5230INTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA5230
Manufacturer:
INF
Quantity:
9 999
Part Number:
TDA5230
Manufacturer:
NICHICON
Quantity:
5 192
Part Number:
TDA5230
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230
Quantity:
4 800
Part Number:
TDA5230C3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230C3
Quantity:
50
Figure 44
Clock-Recovery is realized as standard ADPLL
Unit for fast setting.
The Clock Recovery locks after 4 correct Manchester coded bits, independent of duty
cycle (35%, 65%) and data rate (+10%, -10%). After locking, the clock must be stable
and has to follow the reference input. Therefore, a rapid setting procedure and a slow
PLL are achieved.
If the PLL is locked the reference signal from the Clock Recovery Slicer is used in the
phase detector block to compute the actual error. The error is used in the PI loop filter to
set the digital controlled oscillator running frequency. For the P, I and Timing
Extrapolation Unit settings the default values for the CDR0 and CDR1 control registers
should be used.
In the unlocked state, the Timing Extrapolation Unit calculates the frequency offset for
the incoming data stream. If 4 correct Manchester coded bits are detected, the RUNIN
length can be set in the CDR2 register, the I-part and the PLL oscillator will be set and
the PLL will be locked.
1) All Digital PLL
Data Sheet
from slicer
Clock Recovery (ADPLL)
T
T
nom
nom
/ 16
detector
/ 2
phase
timing extrapolation
loop
filter
90
1)
PI-regulator with Timing-Extrapolation
controlled
oscillator
digital
T
EOM
nom
/ 2
Functional Description
Version 4.0, 2007-06-01
sync found
recovered
symbol
clock
TDA523x

Related parts for TDA5230