NUC100LC1BN Nuvoton Technology Corporation of America, NUC100LC1BN Datasheet - Page 567

IC MCU 32BIT 32KB FLASH 48LQFP

NUC100LC1BN

Manufacturer Part Number
NUC100LC1BN
Description
IC MCU 32BIT 32KB FLASH 48LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro™r
Datasheets

Specifications of NUC100LC1BN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, I²S, LVD, POR, PS2, PWM, WDT
Number Of I /o
35
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NUC100LC1BN
Manufacturer:
NuvoTon
Quantity:
1 600
Part Number:
NUC100LC1BN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
NUC100LC1BN
Manufacturer:
NUVOTON
Quantity:
20 000
[8:10]
[7]
[6]
[5]
[4]
[3:2]
[1]
[0]
NuMicro™ NUC100 Series Technical Reference Manual
PT[2:0]
Reserved
ISPFF
LDUEN
CFGUEN
Reserved
BS
ISPEN
Flash Program Time (write-protection bits)
Reserved
ISP Fail Flag (write-protection bit)
This bit is set by hardware when a triggered ISP meets any of the following conditions:
(1) APROM writes to itself
(2) LDROM writes to itself
(3) CONFIG is erased/programmed if CFGUEN is set to 0
(4) Destination address is illegal, such as over an available range
Write 1 to clear.
LDROM Update Enable (write-protection bit)
LDROM update enable bit.
1 = LDROM can be updated when the chip runs in APROM
0 = LDROM can not be updated
Enable Config-bits Update by ISP (write-protection bit)
1 = Enable ISP can update config-bits
0 = Disable ISP can update config-bits
Reserved
Boot Select (write-protection bit)
Set/clear this bit to select next booting from LDROM/APROM, respectively. This bit
also functions as chip booting status flag, which can be used to check where chip
booted from. This bit is initiated with the inversed value of CBS in Config0 after power-
on reset; It keeps the same value at other reset.
1 = boot from LDROM
0 = boot from APROM
ISP Enable (write-protection bit)
ISP function enable bit. Set this bit to enable ISP function.
1 = Enable ISP function
0 = Disable ISP function
PT[2]
0
0
0
0
1
1
1
1
PT[1]
0
0
1
1
0
0
1
1
- 567 -
PT[0]
0
1
0
1
0
1
0
1
Publication Release Date: Oct 22, 2010
Program Time (us)
40
45
50
55
20
25
30
35
Revision V1.06

Related parts for NUC100LC1BN