LPC1113FBD48/302,1 NXP Semiconductors, LPC1113FBD48/302,1 Datasheet - Page 19
![IC MCU LV 32BIT 24K FLASH 48LQFP](/photos/6/64/66484/568-48-lqfp_sot313-2_sml.jpg)
LPC1113FBD48/302,1
Manufacturer Part Number
LPC1113FBD48/302,1
Description
IC MCU LV 32BIT 24K FLASH 48LQFP
Manufacturer
NXP Semiconductors
Series
LPC1100Lr
Datasheet
1.LPC1114FHN333015.pdf
(66 pages)
Specifications of LPC1113FBD48/302,1
Featured Product
LPC1100L 32-Bit MCU
Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
42
Program Memory Size
24KB (24K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Processor Series
LPC1113
Core
ARM Cortex-M0
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
I2C, UART, SPI, SSP
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
42
Number Of Timers
4
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Other names
568-5146
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1113FBD48/302,1
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 5.
[1]
[2]
[3]
[4]
[5]
[6]
LPC1111_12_13_14
Product data sheet
Symbol
PIO3_5
V
XTALIN
XTALOUT
V
DD
SS
Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled; IA = inactive, no pull-up/down enabled.
See
reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down
mode.
5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see
I
5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input.
When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see
When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded
(grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.
2
C-bus pads compliant with the I
Figure 33
LPC1111/12/13/14 pin description table (HVQFN33 package)
for the reset pad configuration. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to
Pin
14
6; 29 -
4
5
33
[6]
[6]
[3]
Start
logic
input
no
-
-
-
2
C-bus specification for I
Type Reset
I/O
I
I
O
-
All information provided in this document is subject to legal disclaimers.
state
[1]
I;PU
-
-
-
-
Rev. 4 — 10 February 2011
Description
PIO3_5 — General purpose digital input/output pin.
3.3 V supply voltage to the internal regulator, the external rail, and the
ADC. Also used as the ADC reference voltage.
Input to the oscillator circuit and internal clock generator circuits. Input
voltage must not exceed 1.8 V.
Output from the oscillator amplifier.
Thermal pad. Connect to ground.
2
C standard mode and I
…continued
2
C Fast-mode Plus.
32-bit ARM Cortex-M0 microcontroller
LPC1111/12/13/14
Figure
© NXP B.V. 2011. All rights reserved.
32).
Figure
19 of 66
32).