LFE2M20E-6FN256C Lattice, LFE2M20E-6FN256C Datasheet - Page 21
LFE2M20E-6FN256C
Manufacturer Part Number
LFE2M20E-6FN256C
Description
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O SERDES DSP -6
Manufacturer
Lattice
Datasheet
1.LFE2-12SE-6FN256C.pdf
(389 pages)
Specifications of LFE2M20E-6FN256C
Number Of Macrocells
19000
Maximum Operating Frequency
357 MHz
Number Of Programmable I/os
140
Data Ram Size
1246208
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2M20E-6FN256C
Manufacturer:
Lattice
Quantity:
710
Company:
Part Number:
LFE2M20E-6FN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LFE2M20E-6FN256C-5I
Manufacturer:
NATIONAL
Quantity:
633
- Current page: 21 of 389
- Download datasheet (5Mb)
Lattice Semiconductor
Figure 2-18. Slice0 through Slice2 Control Selection
Edge Clock Routing
LatticeECP2/M devices have a number of high-speed edge clocks that are intended for use with the PIOs in the
implementation of high-speed interfaces. There are eight edge clocks per device: two edge clocks per edge. Differ-
ent PLL and DLL outputs are routed to the two muxes on the left and right sides of the device. In addition, the
CLKO signal (generated from the DLLDELA block) is routed to all the edge clock muxes on the left and right sides
of the device. Figure 2-19 shows the selection muxes for these clocks.
Figure 2-19. Edge Clock Mux Connections
Secondary Clock
GPLL Output CLKOP
GPLL Output CLKOS
DLL Output CLKOP
DLL Output CLKOS
Clock Input Pad
GPLL Input Pad
GPLL Input Pad
Routing
Vcc
Input Pad
Input Pad
Routing
Routing
Routing
CLKO
CLKO
12
3
1
2-18
16:1
Top and Bottom
ECLK1/ ECLK2
Left and Right
Left and Right
Edge Clocks
Edge Clocks
Edge Clocks
(Both Mux)
LatticeECP2/M Family Data Sheet
ECLK1
ECLK2
Slice Control
Architecture
Related parts for LFE2M20E-6FN256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O SERDES DSP -6
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O SERDES DSP -6 I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O SERDES DSP -6 I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O SERDES DSP -6
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 304 I/O SERDES DSP -5
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 19K LUTs 140 I/O SERDES DSP -5
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 20KLUTS 140I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 20KLUTS 140I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 20KLUTS 140I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 20KLUTS 304I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 20KLUTS 140I/O 256-BGA
Manufacturer:
Lattice
Datasheet: