ZL6100EVAL1Z Intersil, ZL6100EVAL1Z Datasheet - Page 26

no-image

ZL6100EVAL1Z

Manufacturer Part Number
ZL6100EVAL1Z
Description
EVAL BOARD USB ZL6100
Manufacturer
Intersil
Datasheets

Specifications of ZL6100EVAL1Z

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZL6100EVAL1Z
Manufacturer:
Intersil
Quantity:
4
If the user has configured the device to restart, the device
will wait the preset delay period (if configured to do so) and
will then check the device temperature. If the temperature
has dropped below a threshold that is approximately +15°C
lower than the selected temperature fault limit, the device
will attempt to re-start. If the temperature still exceeds the
fault limit the device will wait the preset delay period and
retry again.
The default response from a temperature fault is an
immediate shutdown of the device. The device will
continuously check for the fault condition, and once the fault
has cleared the ZL6100 will be re-enabled.
Please refer to Application Note AN2033 for details on how
to select specific temperature fault response options via
I
Voltage Tracking
Numerous high performance systems place stringent
demands on the order in which the power supply voltages are
turned on. This is particularly true when powering FPGAs,
ASICs, and other advanced processor devices that require
multiple supply voltages to power a single die. In most cases,
the I/O interface operates at a higher voltage than the core
and therefore the core supply voltage must not exceed the I/O
supply voltage according to the manufacturers' specifications.
Voltage tracking protects these sensitive ICs by limiting the
differential voltage between multiple power supplies during
the power-up and power down sequence. The ZL6100
integrates a lossless tracking scheme that allows its output
to track a voltage that is applied to the VTRK pin with no
external components required. The VTRK pin is an analog
input that, when tracking mode is enabled, configures the
voltage applied to the VTRK pin to act as a reference for the
device’s output regulation.
The ZL6100 offers two modes of tracking:
Figure 19 illustrates the typical connection and the two
tracking modes.
The master ZL6100 device in a tracking group is defined as
the device that has the highest target output voltage within
the group. This master device will control the ramp rate of all
tracking devices and is not configured for tracking mode. A
delay of at least 10ms must be configured into the master
2
4. Continue operating through the fault (this could result in
5. Initiate an immediate shutdown.
1. Coincident. This mode configures the ZL6100 to ramp
2. Ratiometric. This mode configures the ZL6100 to ramp
C/SMBus.
permanent damage to the power supply).
its output voltage at the same rate as the voltage applied
to the VTRK pin.
its output voltage at a rate that is a percentage of the
voltage applied to the VTRK pin. The default setting is
50%, but an external resistor string may be used to
configure a different tracking ratio.
26
ZL6100
device using the DLY(0,1) pins, and the user may also
configure a specific ramp rate using the SS pin. Any device
that is configured for tracking mode will ignore its soft-start
delay and ramp time settings (SS and DLY(0,1) pins) and its
output will take on the turn-on/turn-off characteristics of the
reference voltage present at the VTRK pin. All of the
ENABLE pins in the tracking group must be connected
together and driven by a single logic source. Tracking is
configured via the I
TRACK_CONFIG PMBus command. Please refer to
Application Note AN2033 for more information on
configuring tracking mode using PMBus.
Voltage Margining
The ZL6100 offers a simple means to vary its output higher
or lower than its nominal voltage setting in order to
determine whether the load device is capable of operating
over its specified supply voltage range. The MGN command
is set by driving the MGN pin or through the I
interface. The MGN pin is a tri-level input that is continuously
monitored and can be driven directly by a processor I/O pin
or other logic-level output.
The ZL6100’s output will be forced higher than its nominal set
point when the MGN command is set HIGH, and the output
will be forced lower than its nominal set point when the MGN
command is set LOW. Default margin limits of V
pre-loaded in the factory, but the margin limits can be modified
through the I
2
C/SMBus interface to as high as V
V
V
V
FIGURE 19. TRACKING MODES
TRK
OUT
OUT
ZL6100
2
C/SMBus interface by using the
RATIOMETRIC
COINCIDENT
SW
GH
GL
V
IN
Q1
Q2
L1
C1
V
V
V
V
V
TRK
OUT
TRK
OUT
Time
Time
OUT
2
C/SMBus
NOM
December 15, 2010
NOM
+ 10% or
±5% are
FN6876.2

Related parts for ZL6100EVAL1Z