ZL6100EVAL1Z Intersil, ZL6100EVAL1Z Datasheet - Page 8

• Manufacturer Part Number: ZL6100EVAL1Z
• Description: EVAL BOARD USB ZL6100
• Manufacturer: Intersil

Specifications of ZL6100EVAL1Z

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Typical Application Circuit
The following application circuit represents a typical
implementation of the ZL6100. For PMBus operation, it is
recommended to tie the enable pin (EN) to SGND.
ZL6100 Overview
Digital-DC Architecture
The ZL6100 is an innovative mixed-signal power conversion
and power management IC based on Zilker Labs patented
Digital-DC technology that provides an integrated, high
performance step-down converter for a wide variety of power
supply applications.
Today’s embedded power systems are typically designed for
optimal efficiency at maximum load, reducing the peak
thermal stress by limiting the total thermal dissipation inside
the system. Unfortunately, many of these systems are often
operated at load levels far below the peak where the power
system has been optimized, resulting in reduced efficiency.
While this may not cause thermal stress to occur, it does
contribute to higher electricity usage and results in higher
overall system operating costs.
Zilker Labs’ efficiency-adaptive ZL6100 DC/DC controller
helps mitigate this scenario by enabling the power converter
to automatically change their operating state to increase
efficiency and overall performance with little or no user
interaction needed.
Its unique PWM loop utilizes an ideal mix of analog and
digital blocks to enable precise control of the entire power
conversion process with no software required, resulting in a
very flexible device that is also very easy to use. An
N o te s :
1 . F er rite be a d is o p tio n a l fo r in pu t n ois e s up p re s s io n
2 . T he I
3 . T he D D C bu s re q u ire s a p u ll-u p r e sis to r . T h e r e s is ta n c e w ill v a r y b as ed o n th e c a p a ci tiv e lo a d ing o f th e b u s (a n d o n th e n u m b e r o f d e vi ce s
c o n ne c te d) . T he 1 0k Ω d e fa u lt v a lu e , a s s um in g a m a x im um o f 1 0 0 pF pe r d e v ic e , p r ov id e s th e n e c e s s a ry 1µ s p u ll-u p ris e tim e. P le as e r efe r to th e D D C
B u s s e ctio n fo r m o r e in fo rm atio n.
2
C /S M B u s re q u ire s pu ll- up re s is to rs . P le as e re fe r to th e I
V25
FIGURE 2. 12V TO 1.8V/20A APPLICATION CIRCUIT (4.5V UVLO, 10ms SS DELAY, 5ms SS RAMP)
Notes:
1. Ferrite bead is optional for input noise suppression
2. The I
3. The DDC bus requires a pull-up resistor. The resistance will vary based on the capacitive loading of the bus (and on the number of devices
connected). The 10 k
DDC Bus section for more details.
POWER GOOD OUTPUT
I
2
C/SMBus
(Note 2)
2
C/SMBus requires pull-up resistors. Please refer to the I
ENABLE
8
1
2
3
4
5
6
7
8
9
DGND
SYNC
SA0
SA1
ILIM0
ILIM1
SCL
SDA
SALRT
default value, assuming a maximum of 100 pF per device, provides the necessary 1 µs pull-up rise time. Please refer to the
ZL6100
DDC Bus
(Note 3)
ISENB
PGND
ISENA
C
VDD
BST
EPAD
V25
GH
SW
GL
VR
2
C/SMBus specifications for more details.
2
27
26
25
24
23
22
21
20
19
C /S M B u s s p ec ific a tio n s fo r m o re d eta ils .
10µF
4V
ZL6100
extensive set of power management functions are fully
integrated and can be configured using simple pin
connections. The user configuration can be saved in an
internal non-volatile memory (NVM). Additionally, all
functions can be configured and monitored via the SMBus
hardware interface using standard PMBus commands,
allowing ultimate flexibility.
Once enabled, the ZL6100 is immediately ready to regulate
power and perform power management tasks with no
programming required. Advanced configuration options and
real-time configuration changes are available via the
I
multiple operating parameters is possible with minimal
interaction from a host controller. Integrated sub-regulation
circuitry enables single supply operation from any supply
between 3V and 14V with no secondary bias supplies needed.
The ZL6100 can be configured by simply connecting its pins
according to Tables 1 and 2 provided on page 10 and
page 11. Additionally, a comprehensive set of online tools
and application notes are available to help simplify the
design process. An evaluation board is also available to help
the user become familiar with the device. This board can be
evaluated as a standalone platform using pin configuration
settings. A Windows™-based GUI is also provided to enable
full configuration and monitoring capability via the
I
included USB cable.
Please refer to www.intersil.com for access to the most
up-to-date documentation or call your local Intersil sales
office to order an evaluation kit.
2
2
BAT54
C/SMBus interface if desired and continuous monitoring of
C/SMBus interface using an available computer and the
DB
4.7µF
4.7µF
25V
(Note 1).
F.B
C
CB
VR
6.3V
1µF
16V
V
QH
QL
Ground unification
IN
2 x 47µF
2.2µH
C
6.3V
L
12V
OUT
OUT
3 x 10µF
25V
C
IN
POS-CAP
470µF
2.5V
2*220µF
6.3V
100m
V
RTN
OUT
December 15, 2010
FN6876.2