ADF4252BCPZ Analog Devices Inc, ADF4252BCPZ Datasheet - Page 22

• Manufacturer Part Number: ADF4252BCPZ
• Description: IC, FREQUENCY SYNTHESIZER, 3GHZ LFCSP-24
• Manufacturer: Analog Devices Inc
• Type: Clock/Frequency Synthesizer (RF/IF), Fractional N, Integer Nr

Specifications of ADF4252BCPZ

• Pll Type: Frequency Synthesis
• Frequency: 3GHz
• Supply Current: 13mA
• Supply Voltage Range: 2.7V To 3.3V
• Digital Ic Case Style: LFCSP
• No. Of Pins: 24
• Operating Temperature Range: -40°C To +85°C
• Pll: Yes
• Input: CMOS
• Output: Clock
• Number Of Circuits: 1
• Ratio - Input:output: 3:2
• Differential - Input:output: Yes/No
• Frequency - Max: 3GHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 2.7 V ~ 3.3 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 24-LFCSP
• Frequency-max: 3GHz
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADF4252EBZ2 - BOARD EVAL ADF4252 NO VCO/FILTER
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

ADF4252
RF Phase Detector Polarity
DB7 in the ADF4252 sets the RF phase detector polarity.
When the VCO characteristics are positive, this should be set to
1. When they are negative, it should be set to 0.
RF Charge Pump Current Setting
DB9 and DB10 set the RF charge pump current setting. This
should be set to whatever charge pump current the loop filter
has been designed with (see Table V).
RF Test Modes
These bits should be set to 0, 0, 0 for normal operation.
MASTER REGISTER
(Address R3)
With R3[2, 1, 0] set to 0, 1, 1, the on-chip master register will be
programmed. Table VI shows the input data format for program-
ming the master register.
RF and IF Counter Reset
DB3 is the counter reset bit for the ADF4252. When this is 1,
both the RF and IF R, INT, and MOD counters are held in reset.
For normal operation, this bit should be 0. Upon power-up, the
DB3 bit needs to be disabled, the INT counter resumes counting
in “close” alignment with the R counter. (The maximum error is
one prescaler cycle).
Charge Pump Three-State
This bit puts both the RF and IF charge pump into three-state
mode when programmed to a 1. It should be set to 0 for normal
operation.
Power-Down
R3[3] on the ADF4252 provides the programmable power-down
mode. Setting this bit to a 1 will perform a power-down on both
the RF and IF sections. Setting this bit to 0 will return the RF
and IF sections to normal operation. While in software power-
down, the part will retain all information in its registers. Only
when supplies are removed will the register contents be lost.
When a power-down is activated, the following events occur:
1. All active dc current paths are removed.
2. The RF and IF counters are forced to their load state conditions.
3. The RF and IF charge pumps are forced into three-state mode.
4. The digital lock detect circuitry is reset.
5. The RF
6. The oscillator input buffer circuitry is disabled.
7. The input register remains active and capable of loading and
XO Disable
Setting this bit to 1 disables the REF
be set to 1 when using an external TCXO, VCXO, or other
reference sources. This will be set to 0 when using the REF
and REF
MUXOUT Control
The on-chip multiplexer is controlled by R3[10–7] on the
ADF4252. Table VI shows the truth table.
If the user updates the RF control register or the IF control
register, the MUXOUT contents will be lost. To retrieve the
MUXOUT signal, the user must write to the master register.
latching data.
OUT
IN
input and IF
pins to form an oscillator circuit.
IN
input are debiased.
OUT
circuitry. This will
IN
–22–
Lock Detect
The digital lock detect output goes high if there are 40 successive
PFD cycles with an input error of less than 15 ns. It stays high
until a new channel is programmed or until the error at the PFD
input exceeds 30 ns for one or more cycles. If the loop bandwidth
is narrow compared to the PFD frequency, the error at the PFD
inputs may drop below 15 ns for 40 cycles around a cycle slip; thus
the digital lock detect may go falsely high for a short period until
the error again exceeds 30 ns. In this case the digital lock detect is
reliable only as a “loss of lock” indicator.
IF N DIVIDER REGISTER
(Address R4)
With R4[2, 1, 0] set to [1, 0, 0], the on-chip IF N divider register
will be programmed. Table VII shows the input data format for
programming this register.
IF CP Gain
When set to 1, this bit changes the IF charge pump current
setting to its maximum value. When the bit is set to 0, the
charge pump current reverts back to its previous state.
IF Prescaler
The dual-modulus prescaler (P/P + 1), along with the IF A and
B counters, determine the overall division ratio, N, to be realized
(N = PB + A) from the IF
CML levels, it takes the clock from the IF input stage and divides it
down to a manageable frequency for the CMOS counters. It is
based on a synchronous 4/5 core. See Equation 2 and Table VII.
IF B and A Counter
The IF A and B counters, in conjunction with the dual modulus
prescaler, make it possible to generate output frequencies that
are spaced only by the reference frequency (REF
by R. The equation for the IF
Equation 2.
IF R DIVIDER REGISTER
(Address R5)
With R5[2, 1, 0] set to [1, 0, 1], the on-chip IF R divider register
will be programmed. Table VIII shows the input data format for
programming this register.
IF REF
Setting this bit to 0 feeds the REF
IF R counter. Setting this bit to 1 multiplies the REF
frequency by a factor of 2 before feeding into the 15-bit IF R
counter.
15-Bit IF R Counter
The 15-bit IF R counter allows the input reference frequency
(REF
the IF phase frequency detector (PFD). Division ratios from
1 to 32767 are allowed.
IF CONTROL REGISTER
(Address R6)
With R6[2, 1, 0] set to [1, 1, 0], the on-chip IF control register
will be programmed. Table IX shows the input data format for
programming this register. Upon initialization, DB15–DB11
should all be set to 0.
IN
) to be divided down to produce the reference clock to
IN
Doubler
IN
to the IF PFD input. Operating at
OUT
IN
VCO frequency is given in
signal directly to the 15-bit
IN
) divided
IN
REV. B