SST25LF020A-33-4I-SAE SILICON STORAGE TECHNOLOGY, SST25LF020A-33-4I-SAE Datasheet

Page 1

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A SST25LF020A / 040A2Mb / 4Mb Serial Peripheral Interface (SPI) flash memory FEATURES: • Single 3.0-3.6V Read and Write Operations • Serial Interface Architecture – SPI Compatible: Mode 0 and Mode 3 • 33 MHz Max Clock Frequency • Superior Reliability – ...

Page 2

... Data Sheet UNCTIONAL LOCK IAGRAM Address Buffers and Latches CE# ©2006 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A X - Decoder Control Logic Serial Interface SCK SI SO WP# HOLD# 2 SuperFlash Memory Y - Decoder I/O Buffers and Data Latches 1242 B1.0 S71242-05-000 1/06 ...

Page 3

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A PIN DESCRIPTION CE Top View WP 1242 08-soic P1.0 8- SOIC LEAD FIGURE SSIGNMENTS TABLE ESCRIPTION Symbol Pin Name Functions SCK Serial Clock To provide the timing of the serial interface. Commands, addresses, or input data are latched on the rising edge of the clock input, while output data is shifted out on the falling edge of the clock input ...

Page 4

... BFH Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). 43H The SST25LF020A/040A supports both Mode 0 (0,0) and 44H Mode 3 (1,1) of SPI bus operations. The difference T2.0 1242 between the two modes, as shown in Figure 2, is the state of the SCK signal when the bus master is in Stand-by mode and no data is being transferred ...

Page 5

... W OLD ONDITION Write Protection SST25LF020A/040A provides software Write protection. The Write Protect pin (WP#) enables or disables the lock- down function of the status register. The Block-Protection bits (BP1, BP0, and BPL) in the status register provide Write protection to the memory array and the status regis- ter ...

Page 6

... Block-Erase instruction completion • Chip-Erase instruction completion ©2006 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Program operation, the status register may be read only to determine the completion of an operation in progress. Table 4 describes the function of each bit in the software status register. ...

Page 7

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Block Protection (BP1, BP0) The Block-Protection (BP1, BP0) bits define the size of the memory area, as defined in Table software pro- tected against any memory Write (Program or Erase) operations. The Write-Status-Register (WRSR) instruction is used to program the BP1 and BP0 bits as long as WP# is high or the Block-Protect-Lock (BPL) bit is 0 ...

Page 8

... Device ID is read with output stream is continuous until terminated by a low to high transition on CE# 12. Device ID = 43H for SST25LF020A and 44H for SST25LF040A ©2006 Silicon Storage Technology, Inc. most significant bit. CE# must be driven low before an instruction is entered and must be driven high after the last bit of the instruction has been shifted in (except for Read, Read-ID and Read-Status-Register instructions) ...

Page 9

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Read (20 MHz) The Read instruction supports MHz, it outputs the data starting from the specified address location. The data output stream is continuous through all addresses until ter- minated by a low to high transition on CE#. The internal address pointer will automatically increment until the high- est memory address is reached ...

Page 10

... Mbit density, once the data from address location 07FFFFH has been read, the next output will be from address location 000000H ADD. ADD. ADD. X MSB MSB EQUENCE 10 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A N+1 N+2 N+3 N OUT OUT OUT OUT OUT 1242 F05.0 ...

Page 11

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Byte-Program The Byte-Program instruction programs the bits in the selected byte to the desired data. The selected byte must be in the erased state (FFH) when initiating a Program operation. A Byte-Program instruction applied to a pro- tected memory area will be ignored. ...

Page 12

... AAI operation and reset the Write-Enable- Latch bit (WEL = 0 A[7:0] Data Byte Write Disable (WRDI) Instruction to terminate AAI Operation (AAI ROGRAM EQUENCE 12 SST25LF020A / SST25LF040A for the completion of each inter Data Byte 2 05 Read Status Register (RDSR) Instruction to verify end of AAI Operation D OUT 1242 F07.0 S71242-05-000 1/06 ...

Page 13

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Sector-Erase The Sector-Erase instruction clears all bits in the selected 4 KByte sector to FFH. A Sector-Erase instruction applied to a protected memory area will be ignored. Prior to any Write operation, the Write-Enable (WREN) instruction must be executed. CE# must remain active low for the duration of the any command sequence ...

Page 14

... CE#. See Figure 11 for the RDSR instruction sequence Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 MSB (RDSR) S EQUENCE 14 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Status 1242 F11.0 Register Out S71242-05-000 for CE 1/06 ...

Page 15

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Write-Enable (WREN) The Write-Enable (WREN) instruction sets the Write- Enable-Latch bit to 1 allowing Write operations to occur. The WREN instruction must be executed prior to any Write (Program/Erase) operation. CE# must be driven high before the WREN instruction is executed. ...

Page 16

... TATUS ©2006 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A When WP# is high, the lock-down function of the BPL bit is disabled and the BPL, BP0, and BP1 bits in the status reg- ister can all be changed. As long as BPL bit is set ...

Page 17

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Read-ID The Read-ID instruction identifies the devices as SST25LF020A/040A and manufacturer as SST. The device information can be read from executing an 8-bit command, 90H or ABH, followed by address bits [A Following the Read-ID instruction, the manufacturer’ CE# MODE MODE 0 ...

Page 18

... Units Test Conditions 10 mA CE#=0 CE#=V 15 µA CE#=V 1 µ µA V OUT OWER UP IMINGS 18 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A EST = /0.9 V @20 MHz, SO=open =GND Max =GND Max Min DD =V Max DD =100 µ Min DD DD =-100 µ ...

Page 19

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A TABLE 10 ELIABILITY HARACTERISTICS Symbol Parameter 1 N Endurance END 1 T Data Retention Latch Up LTH 1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter. TABLE 11 PERATING HARACTERISTICS Symbol ...

Page 20

... SCK T CLZ SO SI FIGURE 17 ERIAL UTPUT IMING ©2006 Silicon Storage Technology, Inc. T SCKF T SCKR D IAGRAM T SCKL T OH MSB IAGRAM 20 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A T CPH T T CEH CHS LSB HIGH-Z 1242 F16.0 T CHZ LSB 1242 F17.0 S71242-05-000 1/06 ...

Page 21

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A CE# SCK SO SI HOLD# FIGURE 18 OLD IMING IAGRAM Max DD Chip selection is not allowed. All commands are rejected by the device. V Min DD FIGURE 19 OWER UP IMING ©2006 Silicon Storage Technology, Inc HHH HLS T HLH PU-READ T PU-WRITE D IAGRAM 21 Data Sheet ...

Page 22

... ILT DD ) and V (0.3V ). Input rise and fall times (10 EFERENCE AVEFORMS TO TESTER TO DUT 1242 F21 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A V HT OUTPUT V LT 1242 F20.0 ) for a logic “0”. Measurement reference points ↔ 90%) are <5 ns. Note Test HT HIGH Test LT LOW ...

Page 23

... SST 25 LF 020 XXXX X - XXX Valid combinations for SST25LF020A SST25LF020A-33-4C-SAE SST25LF020A-33-4C-QAE SST25LF020A-33-4I-SAE SST25LF020A-33-4I-QAE SST25LF020A-33-4E-SAE SST25LF020A-33-4E-QAE Valid combinations for SST25LF040A SST25LF040A-33-4C-S2AE SST25LF040A-33-4C-QAE SST25LF040A-33-4I-S2AE SST25LF040A-33-4I-QAE SST25LF040A-33-4E-S2AE SST25LF040A-33-4E-QAE Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations. © ...

Page 24

... Maximum allowable mold flash is 0. the package ends and 0.25 mm between leads LEAD MALL UTLINE NTEGRATED SST ACKAGE ODE ©2006 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A SIDE VIEW 7˚ 4 places 0.51 0.33 1.27 BSC 0.25 0.10 1.75 0.25 1.35 0.19 C (SOIC) 150 IRCUIT ...

Page 25

... Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A Pin #1 TOP VIEW Identifier 5.40 5.15 5.40 5.15 8.10 7.70 Note: 1. All linear dimensions are in millimeters (max/min). 2. Coplanarity: 0 Maximum allowable mold flash is 0. the package ends and 0.25 mm between leads LEAD MALL UTLINE NTEGRATED ...

Page 26

... Added footnote to Product Ordering Information section. Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 ©2006 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit SPI Serial Flash SST25LF020A / SST25LF040A SIDE VIEW 0.2 5.00 ± 0.10 ...