IS62C1024AL-35QLI INTEGRATED SILICON SOLUTION (ISSI), IS62C1024AL-35QLI Datasheet - Page 6

IC, SRAM, 1MBIT, 35NS, SOP-32

IS62C1024AL-35QLI

Manufacturer Part Number
IS62C1024AL-35QLI
Description
IC, SRAM, 1MBIT, 35NS, SOP-32
Manufacturer
INTEGRATED SILICON SOLUTION (ISSI)
Datasheet

Specifications of IS62C1024AL-35QLI

Memory Size
1Mbit
Memory Configuration
128K X 8
Access Time
35ns
Supply Voltage Range
4.5V To 5.5V
Memory Case Style
SOP
No. Of Pins
32
Operating Temperature Range
-40°C To +85°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS62C1024AL-35QLI
Manufacturer:
ISSI
Quantity:
1 000
Part Number:
IS62C1024AL-35QLI
Manufacturer:
ISSI
Quantity:
2 148
Part Number:
IS62C1024AL-35QLI
Manufacturer:
ISSI
Quantity:
10 000
Part Number:
IS62C1024AL-35QLI
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS62C1024AL-35QLI
Quantity:
516
Company:
Part Number:
IS62C1024AL-35QLI
Quantity:
516
Part Number:
IS62C1024AL-35QLI-TR
Manufacturer:
ISSI
Quantity:
1 000
Part Number:
IS62C1024AL-35QLI-TR
Manufacturer:
ISSI
Quantity:
1 000
IS62C1024AL
IS65C1024AL
READ CYCLE NO. 2
Notes:
1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. OE, CE1 = V
3. Address is valid prior to or coincident with CE1 LOW and CE2 HIGH transitions.
WRITE CYCLE SWITCHING CHARACTERISTICS
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0.6 to 2.4V
2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to
4. Tested with OE HIGH.
6
Symbol
t
t
t
t
t
t
t
t
t
t
t
and output loading specified in Figure 1a.
initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the
rising or falling edge of the signal that terminates the Write.
wc
sce
sce
aw
ha
sa
Pwe
sD
hD
hzwe
lzwe
ADDRESS
1
2
(4)
(2)
(2)
DOUT
CE1
CE2
OE
Parameter
Write Cycle Time
CE1 to Write End
CE2 to Write End
Address Setup Time to Write End
Address Hold from Write End
Address Setup Time
WE Pulse Width
Data Setup to Write End
Data Hold from Write End
WE LOW to High-Z Output
WE HIGH to Low-Z Output
(1,3)
t
ACE1/
t
t
HIGH-Z
LZCE1/
LZCE2
t
ACE2
t
AA
Il
Integrated Silicon Solution, Inc. — www.issi.com —
, CE2 = V
t
LZOE
t
DOE
t
RC
Ih
.
(1,3)
Min.
35
25
25
25
25
20
0
0
0
3
-35 ns
(Over Operating Range, Standard and Low Power)
Max.
10
DATA VALID
Min.
t
-45 ns
45
35
35
35
35
25
HZCE
0
0
0
5
t
HZOE
Max.
15
t
OHA
1-800-379-4774
Unit
ns
ns
ns
ns
ns
ns
ns
ns
n s
ns
ns
06/26/08
Rev. H

Related parts for IS62C1024AL-35QLI