UPD78F0413GA-GAM-AX NEC, UPD78F0413GA-GAM-AX Datasheet - Page 323
UPD78F0413GA-GAM-AX
Manufacturer Part Number
UPD78F0413GA-GAM-AX
Description
8BIT UC, 32K FLASH, 1KB RAM, LCD
Manufacturer
NEC
Datasheet
1.UPD78F0413GA-GAM-AX.pdf
(562 pages)
Specifications of UPD78F0413GA-GAM-AX
Controller Family/series
UPD78F
No. Of I/o's
30
Ram Memory Size
1024Byte
Cpu Speed
10MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
32KB
Oscillator Type
External, Internal
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
UPD78F0413GA-GAM-AX
Manufacturer:
ADI
Quantity:
882
Company:
Part Number:
UPD78F0413GA-GAM-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
- Current page: 323 of 562
- Download datasheet (4Mb)
13.4 Operation of Serial Interface UART0
13.4.1 Operation stop mode
pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER0,
TXE0, and RXE0) of ASIM0 to 0.
(1) Register used
Address: FF70H After reset: 01H R/W
Serial interface UART0 has the following two modes.
In this mode, serial communication cannot be executed, thus reducing the power consumption. In addition, the
Notes 1.
Caution Clear POWER0 to 0 after clearing TXE0 and RXE0 to 0 to set the operation stop mode.
Remark To use the RxD0/KR3/<RxD6>/P12 and TxD0/KR4/<TxD6>/P13 pins as general-purpose port pins, see
Symbol
ASIM0
The operation stop mode is set by asynchronous serial interface operation mode register 0 (ASIM0).
ASIM0 can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 01H.
Operation stop mode
Asynchronous serial interface (UART) mode
2.
To start the communication, set POWER0 to 1, and then set TXE0 or RXE0 to 1.
CHAPTER 4 PORT FUNCTIONS.
POWER0
The input from the R
Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0),
and receive buffer register 0 (RXB0) are reset.
POWER0
RXE0
0
TXE0
<7>
Note 1
0
0
Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously
resets the internal circuit
Disables transmission (synchronously resets the transmission circuit).
Disables reception (synchronously resets the reception circuit).
TXE0
<6>
X
D0 pin is fixed to high level when POWER0 = 0.
CHAPTER 13 SERIAL INTERFACE UART0
RXE0
<5>
User’s Manual U18698EJ1V0UD
Enables/disables operation of internal operation clock
Note 2
.
PS01
4
Enables/disables transmission
Enables/disables reception
PS00
3
CL0
2
SL0
1
0
1
323
Related parts for UPD78F0413GA-GAM-AX
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
16/8 bit single-chip microcomputer
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Dual audio power amp circuit
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Dual comparator
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
MOS type composite field effect transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
50 V/100 mA FET array incorporating 2 N-ch MOSFETs
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Twin transistors equipped with different model chips(6P small MM)
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Bipolar analog integrated circuit
Manufacturer:
NEC
Datasheet: