UPD78F0535GB(T)-UEU-A NEC, UPD78F0535GB(T)-UEU-A Datasheet - Page 451
UPD78F0535GB(T)-UEU-A
Manufacturer Part Number
UPD78F0535GB(T)-UEU-A
Description
8BIT MCU, 60K FLASH, 3KB RAM, LQFP
Manufacturer
NEC
Datasheet
1.UPD78F0535GBT-UEU-A.pdf
(773 pages)
Specifications of UPD78F0535GB(T)-UEU-A
Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
3KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
60KB
Oscillator Type
External, Internal
- Current page: 451 of 773
- Download datasheet (6Mb)
17.5.16 Communication operations
The following shows three operation procedures with the flowchart.
(1) Master operation in single master system
(2) Master operation in multimaster system
(3) Slave operation
The flowchart when using the 78K0/KE2 as the master in a single master system is shown below.
This flowchart is broadly divided into the initial settings and communication processing. Execute the initial
settings at startup. If communication with the slave is required, prepare the communication and then execute
communication processing.
In the I
specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a
certain period (1 frame), the 78K0/KE2 takes part in a communication with bus released state.
This flowchart is broadly divided into the initial settings, communication waiting, and communication processing.
The processing when the 78K0/KE2 looses in arbitration and is specified as the slave is omitted here, and only
the processing as the master is shown. Execute the initial settings at startup to take part in a communication.
Then, wait for the communication request as the master or wait for the specification as the slave. The actual
communication is performed in the communication processing, and it supports the transmission/reception with
the slave and the arbitration with other masters.
An example of when the 78K0/KE2 is used as the I
When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait
for the INTIIC0 interrupt occurrence (communication waiting).
communication status is judged and its result is passed as a flag over to the main processing.
By checking the flags, necessary communication processing is performed.
2
C bus multimaster system, whether the bus is released or used cannot be judged by the I
CHAPTER 17 SERIAL INTERFACE IIC0
User’s Manual U17260EJ6V0UD
2
C bus slave is shown below.
When an INTIIC0 interrupt occurs, the
2
C bus
451
Related parts for UPD78F0535GB(T)-UEU-A
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
16/8 bit single-chip microcomputer
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Dual audio power amp circuit
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Dual comparator
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
MOS type composite field effect transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
50 V/100 mA FET array incorporating 2 N-ch MOSFETs
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Twin transistors equipped with different model chips(6P small MM)
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Bipolar analog integrated circuit
Manufacturer:
NEC
Datasheet: