DD-160128FC-2A DENSITRON, DD-160128FC-2A Datasheet - Page 4
DD-160128FC-2A
Manufacturer Part Number
DD-160128FC-2A
Description
DISPLAY, OLED, RGB, 160X128
Manufacturer
DENSITRON
Datasheet
1.DD-160128FC-1A.pdf
(45 pages)
Specifications of DD-160128FC-2A
Screen Size
42.926mm
Resolution
160 X 128
Viewing Area (h X W)
28.864mm X 35.575mm
Pixel Size (h X W)
0.045mm X 0.194mm
Voltage Rating
2.8V
External Depth
1.7mm
External Length / Height
34mm
Interface Type
Parallel, Serial
Svhc
No SVHC
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
SYNCOAM Co., Ltd. SEPS525 Version: 0.2
4. Functional Description
MPU Interface
The SEPS525 has three high‐speed system interface : a 68‐system, an 80‐system 8/9/16/18 bit bus, and a clock
synchronous serial(SPI : Serial Peripheral Interface). Among the interface modes, a specific mode is selected
by the setting of PS pin and MEMORY_WRITE_MODE register(16h).
The SEPS525 has 3‐type registers : an index register(IR) 8‐bits, a write data register(WDR), and a read data
register(RDR). The IR stores index information for the control registers and the DDRAM. The WDR
temporarily stores data to be written into control registers and the DDRAM, and the RDR temporarily stores
data read from the DDRAM.
Data written into the DDRAM from the MPU is first written into the WDR and then it is automatically
written into the DDRAM by internal operation. Data is read through the RDR when reading from the
DDRAM, and the first read data is invalid and the second and the following data are valid.
Execution time for instruction excluding oscillation start is 0 clock cycle and instructions can be written in
succession.
0
1
1
RS
0
RDB
0
1
0
1
80 mode
WRB
1
0
1
0
RWB
1
0
1
0
68 mode
E
1
1
1
1
Reads internal status
Writes indexes into IR
Reads from DDRAM through RDR
Writes into control registers and DDRAM through WDR
Operation
4/45