IPR-XAUIPCS Altera, IPR-XAUIPCS Datasheet - Page 67
IPR-XAUIPCS
Manufacturer Part Number
IPR-XAUIPCS
Description
IP CORE Renewal Of IP-XAUIPCS
Manufacturer
Altera
Datasheet
1.IP-XAUIPCS.pdf
(120 pages)
Specifications of IPR-XAUIPCS
Software Application
IP CORE, Interface And Protocols, ETHERNET
Supported Families
Stratix IV GT, Stratix V
Features
10Gbase-R PHY IP Core, Xaui PHY IP Core, Memory-Mapped (Avalon-Mm) Interface
Core Architecture
FPGA
Core Sub-architecture
Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 67 of 120
- Download datasheet (3Mb)
Chapter 6: PCI Express PHY (PIPE) IP Core
Interfaces
Interfaces
Figure 6–2. PCI Express PHY (PIPE) Top-Level Signals
Note to
(1) <n> is the number of lanes. The PHY (PIPE) supports ×1, ×4, ×8 operation. <d> is the total deserialization factor from the input pin to the PHYMAC
December 2010 Altera Corporation
interface. <s> is the symbols size.
Figure
from PCI Express
Avalon-MM PHY
to PCI Express
Avalon-ST Sink
Avalon-ST Rx
Avalon-ST Tx
Management
Pipe Interface
and Source
PHYMAC
PHYMAC
Interface
6–2:
f
1
Figure 6–2
The block diagram shown in the GUI labels the external pins with the interface type
and places the interface name inside the box. The interface type and name are used in
the _hw.tcl.
For more information about _hw.tcl files, refer to Component Interface Tcl Reference
chapter in the
The following sections describe the signals in each interface.
illustrates the top-level pinout of the PCI Express PHY (PIPE) IP core.
pipe_txdata[<n><d>-1:0]
pipetx_datak[<n><d>/8-1:0]
pipe_rxdata[<n><d>-1:0]
pipe_rxdatak[<n><d>/8-1:0]
pipe_rxvalid[<n>-1:0]
phy_phy_mgmt_clk
phy_mgmt_clk_reset
phy_mgmt_address[8:0]
phy_mgmt_writedata[31:0]
phy_mgmt_readdata[31:0]
phy_mgmt_write
phy_mgmt_read
phy_mgmt_waitrequest
pll_ref_clk
fixedclk
pipe_pclk
pipe_txdetectrx_loopback[<n>-1:0]
pipe_txelecidle[<n>-1:0]
pipe_txdeemph[<n>-1:0]
pipe_txcompliance[<n>-1:0]
pipe_txmargin[3<n>-1:0]
pipe_rate[1:0]
pipe_powerdown[2<n>-1:0]
pipe_rxpolarity[<n>-1:0]
pipe_rxelecidle[<n>-1:0]
pipe_phystatus[<n>-1:0]
pipe_rxstatus[3<n>-1:0]
rx_eidleinfersel
pipe_txswing[<n>-1:0]
SOPC Builder User
PCI Express PIPE PHY Top-Level Signals
(Note 1)
rx_syncstatus[<d>/<n><s>-1:0]
Guide.
rx_is_lockedtodata[<n>-1:0]
rx_is_lockedtoref[<n>-1:0]
rx_serial_data[<n>-1:0]
tx_serial_data[<n>-1:0]
pll_locked
tx_ready
rx_ready
Altera Transceiver PHY IP Core User Guide
High Speed
Serial I/O
Status
6–3
Related parts for IPR-XAUIPCS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-FFT
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: