IP-AGX-PCIE/4 Altera, IP-AGX-PCIE/4 Datasheet - Page 340
IP-AGX-PCIE/4
Manufacturer Part Number
IP-AGX-PCIE/4
Description
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 340 of 362
- Download datasheet (7Mb)
B–34
PCI Express Compiler User Guide
1
1
Altera recommends disabling the OpenCore Plus feature when compiling with this
flow. (On the Assignments menu, click Settings. Under Compilation Process
Settings, click More Settings. Under Disable OpenCore Plus hardware evaluation
select On.)
1. Open a Quartus II project.
2. To run initial logic synthesis on your top-level design, on the Processing menu,
3. Perform one of the following steps:
4. On the Assignments menu, click Design Partitions Window. The design partition,
5. To turn on incremental compilation, follow these steps:
6. To run a full compilation, on the Processing menu, click Start Compilation. Run
7. After timing is met, you can preserve the timing of the partition in subsequent
Information for the partition netlist is saved in the db folder. Do not delete this folder.
point to Start, and then click Start Analysis & Synthesis. The design hierarchy
appears in the Project Navigator.
a. For Avalon-ST designs, in the Project Navigator, expand the
b. For descriptor/data interface designs, in the Project Navigator, expand the
Partition_<variation_name>_ or Partition_<variation_name>_icm for
descriptor/data designs, appears. Under Netlist Type, right-click and click
Post-Synthesis.
a. On the Assignments menu, click Settings.
b. In the Category list, expand Compilation Process Settings.
c. Click Incremental Compilation.
d. Under Incremental Compilation, select Full incremental compilation.
Design Space Explorer (DSE) if required to achieve timing requirements. (On the
Tools menu, click Launch Design Space Explorer.)
compilations by using the following procedure:
a. On the Assignments menu, click Design Partition Window.
b. Under the Netlist Type for the Top design partition, double-click to select
c. Right-click Partition Name column to bring up additional design partition
d. Under Fitter Preservation level and double-click to select Placement And
<variation_name>_icm module as follows: <variation_name>_example_top ->
<variation_name>_example_pipen1b:core ->. Right-click
<variation_name>:epmap and click Set as Design Partition.
<variation_name>_icm module as follows: <variation_name>_example_top ->
Post-Fit.
options and select Fitter Preservation Level.
Routing.
<variation_name>_example_pipen1b:core ->
<variation_name>_icm:icm_epmap. Right-click <variation_name>_icm and click
Set as Design Partition.
Recommended Incremental Compilation Flow
December 2010 Altera Corporation
Chapter :
Related parts for IP-AGX-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: