AME9001AETH AME, AME9001AETH Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/0/45/ame_sml.jpg)
AME9001AETH
Manufacturer Part Number
AME9001AETH
Description
CCFL Inverters & Accessories Backlight Controller
Manufacturer
AME
Specifications of AME9001AETH
Function
Backlight Controller
Input Voltage
24 V
Output Voltage
5.35 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AME9001
Driving the CCFL
the secondary winding of the AME9001 method is not
designed to look like a voltage source to the CCFL lamp.
The circuit acts more like a current source (or a power
source). The circuit will increase the duty cycle of Q2
thereby dumping more and more energy across to the
secondary tank circuit until the CCFL tube current
achieves regulation or one of the various fault conditions
is met. There is no special "striking period" as is neces-
sary with some other schemes.
initially no arc struck in the CCFL. The CCFL load looks
like an open circuit. The voltage across the CCFL will
increase with each successive cycle. Two events may
then happen:
1) The gas inside the CCFL will ionize, the voltage across
2) One of the three fault conditions will be met shutting
AME9001 is enabled. Condition b) and c) can only be
met after the SSC pin has crossed 3V AND four succes-
sive undervoltage events occur in a row. The SSC pin is
pulled to VSS everytime the lamp is turned off, whether
for a dimming cycle, user shutdown or fault occurrence.
It ramps up slowly depending on the size of capacitor C3
connected to the SSC pin. The period of time when the
b) and c) fault checks are disabled is called the "blank-
ing" time. The blanking time occurs from the time SSC
starts to ramp up until it reaches 3V. See Figure 9 for
some idealized waveforms illustrating the behavior just
described.
Control Algorithm
The first loop controls the duty cycle of the driving wave-
form. It senses the CCFL current (Figure 1 or 2, resistor
R9 and R10) rectifies it, integrates it against an internal
Unlike other conventional schemes for driving CCFLs
When the circuit starts driving the transformer there is
Note that condition a) can be met at any time while the
There are 2 major control blocks (loops) within the IC.
increase, and a stable steady state operating point
will be reached.
down the circuit:
the CCFL will drop, the current through the CCFL will
a) The CCFL tube voltage continues to rise until the
b) The CCFL voltage fails to rise high enough to keep
c) The CCFL current fails to rise high enough to keep
OVP pin is higher than 3.5V at which point the
circuit will shut down.
the undervoltage portion of the OVP pin from trip-
ping.
the undercurrent threshold at the CSDET pin from
tripping.
AME, Inc.
OR....
reference and adjusts the duty cycle to obtain the de-
sired power. This loop uses error amplifier EA1 whose
negative input is pin FB and whose output is COMP. The
positive input of EA1 is connected to a 2.5V reference.
External components, R7 and C8, set the time constant
of the integrator, EA1. In order to slow the response of
the integrator increase the value of the product
(R7 X C8).
turning the lamp on and off at varying duty cycles. Each
time the lamp turns on and off is referred to as a “dim-
ming cycle”. At the end of each dimming cycle the SSV
pin is pulled low, this forces COMP low as well due to the
clamping action of Clamp1 shown in Figure 1. At the
beginning of a new dimming cycle COMP tries to increase
quickly but it is clamped to the voltage at the SSV(soft-
start voltage) pin. A capacitor on the SSV pin (C8, Fig-
ure 1), which is discharged at the end of every dimming
cycle, sets the slew rate of the voltage at the SSV pin,
and hence also the maximum positive slew rate of the
COMP pin. [“Dimming cycle” is explained more fully
below]
The BRIGHT and CT2 pins
with the ramp voltage at the CT1 pin (See Figure 10). As
the voltage at BRIGHT increases the duty cycle of the
dimming cycle (and the brightness of the CCFL) increase.
The frequency of the dimming cycles is set by the value
of the capacitor at pin CT1 (C4 in Figure 1 and 2) and it is
also proportional to the current set by resistor R2. Set-
ting C4 equal to 0.01uF and R2 equal to 47.5k yields a
dimming cycle frequency of approximately 125Hz. The
frequency should vary inversely with the value of C4 ac-
cording to the relation:
able resistor in place of R10 (See Figure 11). In this
case the BRIGHT pin should be pulled to VDD so that
the CCFL remains on constantly. This method can lead
to flicker at low intensities but it is easy to implement.
Harmonic distortion may also increase since the duty
cycle of the waveform at the gate of Q2 will vary greatly
with brightness. When using burst brightness control
the duty cycle of the driving waveforms should not vary
because the CCFL is running at 100% power or it is turned
off. As long as the battery voltage does not change the
duty cycle of the driving waveform also does not change
greatly. This means that harmonic distortion can be mini-
mized by optimizing the frequency and transformer char-
acteristics for a particular duty cycle rather than a large
range of duty cycle.
The second control block adjusts the brightness by
A user-provided voltage at the BRIGHT pin is compared
The brightness may also be controlled by using a vari-
Frequency(Hz) = 1/[17 X R2 X C4]
CCFL Backlight Controller
13