5M2210ZF256A5N Altera, 5M2210ZF256A5N Datasheet - Page 150
5M2210ZF256A5N
Manufacturer Part Number
5M2210ZF256A5N
Description
ALTERA
Manufacturer
Altera
Series
MAX® Vr
Specifications of 5M2210ZF256A5N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.0ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
2210
Number Of Macrocells
1700
Number Of Gates
-
Number Of I /o
203
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
256-LBGA
Lead Free Status / Rohs Status
Vendor undefined / RoHS Compliant
- Current page: 150 of 164
- Download datasheet (5Mb)
8–4
MAX V Device Handbook
Boundary-Scan Cells of a MAX V Device I/O Pin
Figure 8–3
Std. 1149.1 device.
Figure 8–3. Boundary-Scan Register
Except for the four JTAG pins and power pins, you can use all the pins of a MAX V
device (including clock pins) as user I/O pins and have a BSC. The 3-bit BSC consists
of a set of capture registers and a set of update registers. The capture registers can
connect to internal device data through the OUTJ and OEJ signals, while the update
registers connect to external data through the PIN_OUT and PIN_OE signals. The TAP
controller internally generates the SHIFT, CLOCK, and UPDATE global control signals for
the IEEE Std. 1149.1 BST registers; a decode of the instruction register generates the
MODE signal. The data signal path for the boundary-scan register runs from the serial
data in (SDI) signal to the serial data out (SDO) signal. The scan register begins at the
TDI pin and ends at the TDO pin of the device.
shows how test data is serially shifted around the periphery of the IEEE
TDI
TMS
TAP Controller
Internal Logic
TCK
Chapter 8: JTAG Boundary-Scan Testing in MAX V Devices
TDO
IEEE Std. 1149.1 Boundary-Scan Register
Each peripheral
element is either an
I/O pin, dedicated
input pin, or
dedicated
configuration pin.
December 2010 Altera Corporation
Related parts for 5M2210ZF256A5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: