AD565ASD Analog Devices Inc, AD565ASD Datasheet - Page 5
![IC,D/A CONVERTER,SINGLE,12-BIT,BIPOLAR,DIP,24PIN](/photos/6/69/66987/505-24-cdip_heat_pad_sml.jpg)
AD565ASD
Manufacturer Part Number
AD565ASD
Description
IC,D/A CONVERTER,SINGLE,12-BIT,BIPOLAR,DIP,24PIN
Manufacturer
Analog Devices Inc
Datasheet
1.AD565AJRZ-REEL.pdf
(12 pages)
Specifications of AD565ASD
Rohs Status
RoHS non-compliant
Settling Time
250ns
Number Of Bits
12
Data Interface
Parallel
Number Of Converters
1
Voltage Supply Source
Single Supply
Power Dissipation (max)
345mW
Operating Temperature
-55°C ~ 125°C
Mounting Type
Through Hole
Package / Case
24-CDIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD565ASD
Manufacturer:
ADI/亚德诺
Quantity:
20 000
REV. E
Parameter
DATA INPUTS
TTL or 5 V CMOS
RESOLUTION
OUTPUT
ACCURACY (Error Relative to
DIFFERENTIAL NONLINEARITY
TEMPERATURE COEFFICIENTS
SETTLING TIME TO 1/2 LSB
FULL-SCALE TRANSITION
POWER REQUIREMENTS
POWER SUPPLY GAIN SENSITIVITY
PROGRAMMABLE OUTPUT RANGES
EXTERNAL ADJUSTMENTS
REFERENCE INPUT
POWER DISSIPATION
MULTIPLYING MODE PERFORMANCE (All Models)
CONTROL AMPLIFIER
Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max
specifications are guaranteed, although only those shown in boldface are tested on all production units.
Specification subject to change without notice.
Input Voltage
Logic Current (Each Bit)
Current
Resistance (Exclusive of Span Resistors)
Offset
Capacitance
Compliance Voltage
Full Scale) 25°C
T
25°C
T
Unipolar Zero
Bipolar Zero
Gain (Full Scale)
Differential Nonlinearity
All Bits ON-to-OFF or OFF-to-ON
10% to 90% Delay plus Rise Time
90% to 10% Delay plus Fall Time
V
V
(see Figures 3, 4, 5)
Gain Error with Fixed 50 Ω
Bipolar Zero Error with Fixed
Gain Adjustment Range (Figure 3)
Bipolar Zero Adjustment Range
Input Impedance
Quadrants
Reference Voltage
Accuracy
Reference Feedthrough (Unipolar Mode,
Output Slew Rate 10%–90%
Output Settling Time (All Bits ON and a 0 V–10 V
Full Power Bandwidth
Small-Signal Closed-Loop Bandwidth
EE
EE
MIN
MIN
Unipolar (All Bits On)
Bit ON Logic “1”
Bit OFF Logic “0”
Bit ON Logic “1”
Bit OFF Logic “0”
Bipolar (All Bits On or Off)
Unipolar (Adjustable to Zero per Figure 3)
Bipolar (Figure 4, R1 and R2 = 50 Ω Fixed)
T
Resistor for R2 (Figure 3)
50 Ω Resistor for R1 (Figure 4)
All Bits OFF, and 1 V to 10 V [p-p], Sine Wave
Frequency for l/2 LSB [p-p] Feedthrough)
Step Change in Reference Voltage)
, –11.4 to –16.5 V dc
MIN
= –11.4 to –16.5 V dc
to T
to T
to T
MAX
MAX
MAX
1
(Pins 13 to 24)
90%–10%
2
Min
2.0
0
–1.6
6
–1.5
MONOTONICITY GUARANTEED
± 0.25
± 0.15
15
0.8
AD566AS
Typ
120
35
–2.0
± 1.0
8
0.01
0.05
25
± 1/4
(0.006)
± 1/2
(0.012)
± 1/2
1
5
7
2
250
15
30
–12
15
0 to +5
–2.5 to +2.5
0 to +10
–5 to +5
–10 to +10
± 0.1
± 0.05
20
180
Two (2): Bipolar Operation at Digital Input Only
1 V to 10 V, Unipolar
10 Bits (± 0.05% of Reduced F.S.) for 1 V dc Reference Voltage
40
5
1
1.5 µs to 0.01% F.S.
300
1.8
–5–
Max
5.5
0.8
300
100
12
–2.4
10
0.05
0.15
+10
(0.012)
(0.018)
2
10
10
350
30
50
–18
25
25
300
1.2
1/2
3/4
3/4
0.25
0.15
Min
2.0
0
–1.6
6
–1.5
MONOTONICITY GUARANTEED
± 0.25
± 0.15
15
0.8
AD566AT
Typ
+120
+35
–2.0
± 1.0
8
0.01
0.05
25
± 1/8
(0.003)
± 1/4
(0.006)
± 1/4
1
5
3
2
250
15
30
–12
15
0 to +5
–2.5 to +2.5
0 to +10
–5 to +5
–10 to +10
± 0.1
± 0.05
20
180
Max
5.5
0.8
300
100
12
–2.4
10
0.05
0.1
+10
(0.0084)
(0.012)
2
10
5
350
30
50
–18
25
25
300
AD565A/AD566A
1.2
0.35
1/2
1/2
0.25
0.1
Unit
V
V
µA
µA
Bits
mA
mA
kΩ
% of F.S. Range
% of F.S. Range
pF
V
LSB
% of F.S. Range
LSB
% of F.S. Range
LSB
ppm/°C
ppm/°C
ppm/°C
ns
ns
ns
mA
ppm of F.S./%
V
V
V
V
V
% of F.S. Range
% of F.S. Range
% of F.S. Range
% of F.S. Range
mW
kHz typ
mA/µs
mA/µs
kHz
MHz
ppm/°C
kΩ