AD9516-3BCPZ-REEL7 Analog Devices Inc, AD9516-3BCPZ-REEL7 Datasheet - Page 23
![IC,Ten Distributed-Output Clock Driver,LLCC,64PIN,PLASTIC](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9516-3BCPZ-REEL7
Manufacturer Part Number
AD9516-3BCPZ-REEL7
Description
IC,Ten Distributed-Output Clock Driver,LLCC,64PIN,PLASTIC
Manufacturer
Analog Devices Inc
Type
Clock Generator, Fanout Distributionr
Datasheet
1.AD9516-3BCPZ.pdf
(80 pages)
Specifications of AD9516-3BCPZ-REEL7
Pll
Yes
Input
Clock
Output
CMOS, LVDS, LVPECL
Number Of Circuits
1
Ratio - Input:output
1:14
Differential - Input:output
Yes/Yes
Frequency - Max
2.25GHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Frequency-max
2.25GHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9516-3/PCBZ - BOARD EVAL FOR AD9516-3 2.0GHZ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Figure 31. Phase Noise (Additive) LVPECL at 245.76 MHz, Divide-by-1
Figure 33. Phase Noise (Additive) LVPECL at 1600 MHz, Divide-by-1
Figure 32. Phase Noise (Additive) LVPECL at 200 MHz, Divide-by-5
–120
–125
–130
–135
–140
–145
–150
–155
–160
–110
–120
–130
–140
–150
–160
–100
–110
–120
–130
–140
–150
10
10
10
100
100
100
1k
1k
1k
FREQUENCY (Hz)
FREQUENCY (Hz)
FREQUENCY (Hz)
10k
10k
10k
100k
100k
100k
1M
1M
1M
10M
10M
10M
100M
100M
100M
Rev. A | Page 23 of 80
–110
–120
–130
–140
–150
–160
–100
–110
–120
–130
–140
–150
–120
–130
–140
–150
–160
–170
Figure 36. Phase Noise (Additive) CMOS at 50 MHz, Divide-by-20
Figure 34. Phase Noise (Additive) LVDS at 200 MHz, Divide-by-1
Figure 35. Phase Noise (Additive) LVDS at 800 MHz, Divide-by-2
10
10
10
100
100
100
1k
1k
1k
FREQUENCY (Hz)
FREQUENCY (Hz)
FREQUENCY (Hz)
10k
10k
10k
100k
100k
100k
1M
1M
1M
AD9516-3
10M
10M
10M
100M
100M
100M