ADF4154BRUZ-RL Analog Devices Inc, ADF4154BRUZ-RL Datasheet
ADF4154BRUZ-RL
Specifications of ADF4154BRUZ-RL
Available stocks
Related parts for ADF4154BRUZ-RL
ADF4154BRUZ-RL Summary of contents
Page 1
FEATURES RF bandwidth to 4 GHz 2 3.3 V power supply Separate V allows extended tuning voltage P Programmable dual-modulus prescaler 4/5, 8/9 Programmable charge pump currents 3-wire serial interface Digital lock detect Power-down mode Pin compatible with ...
Page 2
ADF4154 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Timing Characteristics ................................................................ 4 Absolute Maximum Ratings............................................................ 5 ESD Caution.................................................................................. 5 Pin Configuration and Pin Function ...
Page 3
SPECIFICATIONS SDV = 2 3 referred to 50 Ω. The operating temperature for the B version is −40°C to +80°C. Table 1. Parameter B Version RF CHARACTERISTICS (3 V) ...
Page 4
ADF4154 TIMING CHARACTERISTICS SDV = 2 3 referred to 50 Ω. Table 2. 1 Parameter Limit MIN MAX ...
Page 5
ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 3. Parameter GND GND Digital I/O Voltage to GND Analog ...
Page 6
ADF4154 PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS SET CPGND MUXOUT 3 14 ADF4154 AGND TOP VIEW RF B DATA (Not to Scale CLK 6 ...
Page 7
TYPICAL PERFORMANCE CHARACTERISTICS Loop bandwidth = 20 kHz; reference = 250 MHz; VCO = Vari-L Company, Inc., VCO190-1750T; evaluation board = EVAL-ADF4154EB1; measurements taken with the Agilent E5500 phase noise measurement system. –30 20kHz LOOP BW, LOW NOISE MODE –40 ...
Page 8
ADF4154 –80 –85 –90 –95 –100 –105 –110 VALUE (kΩ) SET Figure 11. Phase Noise vs. R –90 –92 –94 –96 –98 –100 –102 –104 –60 –40 – TEMPERATURE (°C) Figure 12. ...
Page 9
CIRCUIT DESCRIPTION REFERENCE INPUT SECTION The reference input stage is shown in Figure 14. While the device is operating, usually SW1 and SW2 are closed switches and SW3 is open. When a power-down is initiated, SW3 is closed and SW1 ...
Page 10
ADF4154 MUXOUT AND LOCK DETECT The output multiplexer on the ADF4154 allows the user to access various internal points on the chip. The state of MUXOUT is controlled by M3, M2, and M1 (see Table 8). Figure 18 shows the ...
Page 11
REGISTERS Table 6. Register Summary 9-BIT RF N VALUE DB23 DB22 DB21 DB20 DB19 DB18 DB17 FL1 MUXOUT DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 ...
Page 12
ADF4154 Table 7. N-Divider Register Map 9-BIT RF N VALUE (INT) DB23 DB22 DB21 DB20 DB19 DB18 DB17 FL1 ...
Page 13
Table 8. R-Divider Register Map MUXOUT DB23 DB22 DB21 DB18 DB20 DB19 LOAD CONTROL P1 PRESCALER 0 NORMAL OPERATION 0 4/5 1 LOAD FAST LOCK TIMER 1 8 MUXOUT 0 ...
Page 14
ADF4154 Table 9. Control Register Map RESYNC DB15 DB14 DB13 ...
Page 15
Table 10. Noise and Spur Register DB10 T9 DB9, DB8, DB7, DB6, DB2 00000 11100 11111 NOISE AND SPUR RESERVED MODE DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB10, DB5, DB4, DB3 0 ...
Page 16
ADF4154 REGISTER DEFINITIONS N-Divider Register, R0 The on-chip N-divider register is programmed by setting R0 [ [0, 0]. Table 7 shows the input data format for programming this register. 9-Bit RF N Value (INT) These nine bits control ...
Page 17
RF Charge Pump Three-State This bit (DB3) puts the charge pump into three-state mode when it is programmed to 1. For normal operation, it should be set Power-Down DB4 on the ADF4154 provides the programmable power-down mode. ...
Page 18
ADF4154 INITIALIZATION SEQUENCE The following initialization sequence should be followed after powering up the part: 1. Clear all test modes by writing all 0s to the noise and spur register. 2. Select the noise and spur mode required for the ...
Page 19
Using the fast-lock feature can achieve the same fast-lock time as the noise and spur register, but with the advantage of lower spurious signals ...
Page 20
ADF4154 In low spur mode (dither enabled), the repeat length is 21 extended to 2 cycles, regardless of the value of MOD, which makes the quantization error spectrum appear as broadband noise. This can degrade the in-band phase noise at ...
Page 21
PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE The lands on the chip scale package (CP-20-1) are rectangular. The printed circuit board pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the ...
Page 22
... ADF4154BRU-REEL7 −40°C to +85°C ADF4154BRUZ 1 −40°C to +85°C 1 ADF4154BRUZ-RL −40°C to +85°C 1 ADF4154BRUZ-RL7 −40°C to +85°C ADF4154BCP −40°C to +85°C ADF4154BCP-REEL −40°C to +85°C ADF4154BCP-REEL7 −40°C to +85°C 1 ADF4154BCPZ −40°C to +85°C ...
Page 23
NOTES Rev Page ADF4154 ...
Page 24
ADF4154 NOTES 2 Purchase of licensed I C components of Analog Devices, Inc., or one of its sublicensed Associated Companies conveys a license for the purchaser under the 2 Philips I C Patent Rights to use these components in an ...