ADG1308BRZ Analog Devices Inc, ADG1308BRZ Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADG1308BRZ
Manufacturer Part Number
ADG1308BRZ
Description
IC,ANALOG MUX,SINGLE,8-CHANNEL,CMOS,SOP,16PIN,PLASTIC
Manufacturer
Analog Devices Inc
Type
Analog Multiplexerr
Datasheet
1.ADG1308BRUZ-REEL7.pdf
(16 pages)
Specifications of ADG1308BRZ
Function
Multiplexer
Circuit
1 x 8:1
On-state Resistance
210 Ohm
Current - Supply
1µA
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (0.154", 3.90mm Width)
Package
16SOIC N
Maximum On Resistance
500@10.8V Ohm
Maximum Propagation Delay Bus To Bus
130@±15V|170@12V ns
Maximum High Level Output Current
30 mA
Multiplexer Architecture
8:1
Maximum Turn-off Time
130@12V ns
Maximum Turn-on Time
110@12V ns
Power Supply Type
Single|Dual
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Table 4. ADG1308 Pin Function Descriptions
Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
ADG1308 TRUTH TABLE
Table 5.
A2
X
0
0
0
0
1
1
1
1
1
X = Don’t care.
1
Mnemonic
A0
EN
V
S1
S2
S3
S4
D
S8
S7
S6
S5
V
GND
A2
A1
SS
DD
A1
X
0
0
1
1
0
0
1
1
1
Description
Logic Control Input A0.
Active High Digital Input. When low, the device is disabled and all switches are off.
When high, Ax logic inputs determine on switches.
Most Negative Power Supply Potential. In single supply applications, this pin can be
connected to ground.
Source Terminal 1. Can be an input or an output.
Source Terminal 2. Can be an input or an output.
Source Terminal 3. Can be an input or an output.
Source Terminal 4. Can be an input or an output.
Drain Terminal. Can be an input or an output.
Source Terminal 8. Can be an input or an output.
Source Terminal 7. Can be an input or an output.
Source Terminal 6. Can be an input or an output.
Source Terminal 5. Can be an input or an output.
Most Positive Power Supply Potential.
Ground (0 V) Reference.
Logic Control Input A2.
Logic Control Input A1.
A0
X
0
1
0
1
0
1
0
1
1
Figure 2. ADG1308 Pin Configuration (TSSOP and SOIC_N)
V
EN
A0
S1
S2
S3
S4
SS
D
1
2
3
4
5
6
7
8
Rev. A | Page 7 of 16
(Not to Scale)
ADG1308
TOP VIEW
EN
0
1
1
1
1
1
1
1
1
15
14
13
12
11
10
16
9
A1
A2
GND
V
S5
S6
S7
S
DD
8
ON SWITCH
NONE
1
2
3
4
5
6
7
8
ADG1308/ADG1309