TDA9109 STMicroelectronics, TDA9109 Datasheet
TDA9109
Specifications of TDA9109
Available stocks
Related parts for TDA9109
TDA9109 Summary of contents
Page 1
... INCREASED MAX. VERTICAL FREQUENCY HORIZONTAL FOCUS STEP DOWN OPTION FOR DC/DC CON- VERTER. DESCRIPTION The TDA9109 monolithic integrated circuit assembled in 32-pin shrink dual in line plastic pack- age. This IC controls all the functions related to the horizontal and vertical deflection in multimode or multi-frequency computer display monitors. ...
Page 2
... TDA9109/S PIN CONNECTIONS VSYNCIN HLOCKOUT HPOSITION HMOIRE FOCUS-OUT 2/30 H/HVIN PLL2C PLL1F HGND 11 22 HFLY 12 21 HREF 13 20 COMP 14 19 REGIN SENSE 5V SDA SCL V CC BOUT GND HOUT XRAY EWOUT VOUT VCAP V REF VAGCCAP VGND BREATH B+GND ...
Page 3
... Horizontal Drive Output (internal transistor, open collector) 25 XRAY X-RAY protection input (with internal latch function) 27 GND General Ground (referenced BOUT B+ PWM Regulator Output 29 V Supply Voltage (12V typ SCL I C Clock Input 2 31 SDA I C Data Input 32 5V Supply Voltage (5V typ.) Function ) CC TDA9109/S 3/30 ...
Page 4
... TDA9109/S QUICK REFERENCE DATA Horizontal Frequency Autosynch Frequency (for given R0 and C0) Horizontal Sync Polarity Input Polarity Detection (on both Horizontal and Vertical Sections) TTL Composite Sync Lock/Unlock Identification (on both Horizontal 1st PLL and Vertical Section Control for H-Position XRAY Protection Horizontal Duty Cycle Adjust ...
Page 5
... BLOCK DIAGRAM HOUT PLL2C HFLY C0 R0 HLOCKOUT HPOSITION PLL1F HSYNC VSYNC TDA9109/S EWOUT V OUT BREATH V AGCCAP V CAP 5/30 ...
Page 6
... TDA9109/S ABSOLUTE MAXIMUM RATINGS Symbol V Supply Voltage (Pin 29 Supply Voltage (Pin 32 Max Voltage on Pin 4 IN Pin 5 Pins 14, 15, 16, 20, 22 Pins 9, 10, 18, 23, 24, 25, 26, 28 Pins 30, 31 VESD ESD susceptibility Human Body Model,100pF Discharge through 1.5k EIAJ Norm, 200pF Discharge through 0 T Storage Temperature ...
Page 7
... PLL1 is Unlocked PLL1 is Locked R = 6.49k , 0.97/ Sub-Address 02 Byte xxx11111 Byte xxx00000 R = 6.49k , C 0 from f +0.5kHz to 4. adjsusted to 22.8kHz 0 f (Min (Max.) H Sub-Address 02 TDA9109/S Min. Typ. Max. 6 390 150 5 30 Min. Typ. Max. 10.8 12 13.2 4 7.4 8 8.6 7 ...
Page 8
... TDA9109/S HORIZONTAL SECTION (continued) Electrical Characteristics (V CC Symbol Parameter 2nd PLL SECTION AND HORIZONTAL OUTPUT SECTION FBth Flyback Input Threshold Voltage (Pin 12) Hjit Horizontal Jitter Horizontal Drive Output Duty-Cycle HDmin (Pin 26) (see Note 6) HDmax XRAYth X-RAY Protection Input Threshold Voltage Pin 25, see Note 8 ...
Page 9
... Byte x1111111 Sub Address 05 Byte x0000000 Byte x1000000 Byte x1111111 Sub Address 07 V/V at TV/4 PP V/V at 3TV/4 PP Sub Address 08 V/V @ TV/2 PP Byte x1000000 Byte x1100000 Byte x1111111 TDA9109/S Min. Typ. Max. 6.5 1.8 65 Min. Typ. Max. Unit 2 5 VRT-0.1 70 100 50 185 200 ppm/Hz < ...
Page 10
... TDA9109/S VERTICAL SECTION (continued) Electrical Characteristics (V CC Symbol Parameter East/West (E/W) FUNCTION EW DC Output Voltage with Typ. VPOS, Keystone and DC Corner inhibited TDEW DC Output Voltage Thermal Drift DC EWpara Parabola Amplitude with Max. VAMP, Typ. VPOS, Keystone and Corner inhibited EWtrack Parabola Amplitude Function of VAMP Control (tracking between VAMP and E/W) with Typ ...
Page 11
... Current sourced by Pin 16 (PNP base Horizontal period, = 27kHz (see Note 17 with I = 10mA error amp (+) input for Subaddress 0B Byte 1000000 Byte 1111111 Byte 0000000 Pin 28 Figure 2 : E/W Output Figure DHPC DC TDA9109/S Min. Typ. Max. Unit 5 k Min. Typ. Max. Unit MHz 0 ...
Page 12
... TDA9109/S TYPICAL VERTICAL OUTPUT WAVEFORMS Sub Function Pin Address Vertical Size 05 23 Vertical Position Control Vertical Linearity Vertical Linearity 12/30 Byte Specification V OUTDC 2.25V 10000000 V OUTDC 3.75V 11111111 x0000000 V = 3.2V OUTDC x1000000 V = 3.5V OUTDC x1111111 V = 3.8V OUTDC 0xxxxxxx Inhibited D V 1x111111 ...
Page 13
... E/W+ Corner inhibited 1x000000 0.65V 1x111111 0.65V Keystone + Corner inhibited 2.5V 10000000 11111111 Keystone+ E/W inhibited 11111111 10000000 SPB inhibited 3.7V 1x000000 3.7V 1x111111 Parallelogram inhibited 3.7V 1x000000 1x111111 3. TDA9109/S Effect on Screen 2.5V 2.5V 0V 1.7V 1.7V 2.5V 1. 13/30 ...
Page 14
... TDA9109 BUS ADDRESS TABLE Slave Address (8C) : Write Mode Sub Address Definition Slave Address (8D) : Read Mode No sub address needed. 14/ Horizontal Drive Selection / Horizontal Duty Cycle Horizontal Position Forced Frequency / Free Running Frequency Sync Priority / Horizontal Moiré Amplitude Refresh / B+ Reference Adjustment Vertical Ramp Amplitude ...
Page 15
... E/W Corner Adjustment [0] [0] [0] Vertical Moiré Amplitude [0] [0] Side Pin Balance [1] [0] [0] Parallelogram [1] [0] [0] Vertical Dynamic Focus Amplitude [1] [0] [0] Polarity Detection Xray 1, on H/V pol V pol [0], off [1], negative [1], negative TDA9109 [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] ...
Page 16
... SCL). 2 See I C subaddress and control tables. I.5 - Sync Processor The internal sync processor allows the TDA9109/S to accept : - separated horizontal & vertical TTL-compatible sync signal, - composite horizontal & vertical TTL-compatible sync signal. ...
Page 17
... I C register value (address 02), the HLOCKOUT Pin will go high as soon as the proper setting is reached. Setting the free running frequency this way allows to fully exploit the TDA9109/S horizontal frequency range HORIZONTAL PART II.1 - Internal Input Conditions A digital signal (horizontal sync pulse or TTL ...
Page 18
... TDA9109/S OPERATING DESCRIPTION (continued) II.2 - PLL1 The PLL1 consists of a phase comparator, an exter- nal filter and a voltage-controlled oscillator (VCO). The phase comparator is a "phase frequency" type designed in CMOS technology. This kind of phase detector avoids locking on wrong frequencies followed by a "charge pump", composed of two current sources : sunk and sourced (typically I = 1mA when locked and I = 140 A when unlocked) ...
Page 19
... REF and HSYNC /10 phase adjustment is possible. H The TDA9109/S also includes a Lock/Unlock iden- tification block which senses in real time whether PLL1 is locked or not on the incoming horizontal sync signal. The resulting information is available on HLOCKOUT (see Sync Processor). ...
Page 20
... Figure 12 : Flyback Input Electrical Diagram Figure 13 is CEsat II.6 - Vertical Dynamic Focus The TDA9109/S delivers a vertical parabola wave- form on Pin 10. This vertical dynamic focus is tracked with VPOS and VAMP. Its amplitude can be adjusted also affected by S and C corrections. This positive signal once amplified sent to the CRT focusing grids ...
Page 21
... A value lower than 100nA is mandatory. A good stability of the internal closed loop is reached by a 470nF Pin 20 (VAGC). 0 CHARGE CURRENT 22 OSC DISCH. CAP OSCILLATOR Vlow VMOIRE SUB0C/5bits VPOSITION SUB06/7bits TDA9109/S 5% capacitor value on TRANSCONDUCTANCE AMPLIFIER REF 20 SAMPLING SAMPLING CAPACITANCE S CORRECTION VS_AMP SUB07/6bits COR_C SUB08/6bits C CORRECTION 18 BREATH Sawth ...
Page 22
... The VOUT sawtooth is typically centered on 3.5V. By changing the vertical position, the sawtooth shifts by 0.3V. In order to have good screen geometry for any end user adjustment, the TDA9109/S has the "geome- try tracking" feature, which allows generation of a dissymetric parabola depending on the vertical position. ...
Page 23
... K5 is adjustable by the side pin balance I V.Focus Amp 2 EW+ Amp 2 Corner V DCMID (3.5V) Keystone Sidepin Amp V DCMID (3.5V) Parallelogram OUT DCMID 2 C register register OUT DCMID 2 C register register. TDA9109/S 10 Dynamic Focus 24 EW Output To Horizontal Phase Sidepin Balance Output Current OUT DCMID 23/30 ...
Page 24
... The DC/DC converter is disabled : - when when X-Ray protection is latched, - directly through I ). When disabled, BOUT is driven to GND by a 0.5mA SENSE current source. This feature allows to implement externally a soft start circuit. S 1/3 C2 1.2V C3 1.2V COMP I SENSE are too low bus. 400ns BOUT Inhibit SMPS TDA9109/S 12V ...
Page 25
... INTERNAL SCHEMATICS Figure 18 5V 200W Pins 1 -2 H/HVIN VSYNCIN Figure 20 12V HREF PLL2C 4 Figure 22 HREF HREF 13 12V R0 6 Figure 19 Figure 21 12V Figure PLL1F TDA9109 HLOCKOUT HREF 13 25/30 ...
Page 26
... TDA9109/S INTERNAL SCHEMATICS (continued) Figure 24 HREF 12V HPOSITION 8 Figure 26 12V 12V FOCUSOUT 10 Figure 28 COMP 14 26/30 Figure 25 5V 12V HMOIRE 9 Figure 27 12V HFLY 12 Figure 29 12V REGIN 15 HREF 13 ...
Page 27
... INTERNAL SCHEMATICS (continued) Figure 30 12V 16 I SENSE Figure 32 12V 20 VAGCCAP Figure 34 12V 23 VOUT Figure 31 12V 18 BREATH Figure 33 12V 22 VCAP Figure 35 12V 24 EWOUT TDA9109/S 27/30 ...
Page 28
... TDA9109/S INTERNAL SCHEMATICS (continued) Figure 36 12V 25 XRAY Figure 38 12V Pins 30-31 SDA - SCL 28/30 Figure 37 12V HOUT-BOUT Pins 26-28 ...
Page 29
... R75 1MW 10kW TP8 10kW EHT COMP C60 P1 R76 R77 100nF 10kW 47kW 15kW ( ) * Optional The difference with standard TDA9109 Application Diagram is the resistor divider 2k /2 Pin 9 (HMOIRE). J16 J15 J14 +5V IC4 +5V TDA9109/S L1 R39 R29 R42 22m H 4.7kW 4.7kW 100W 1 H/HVIN ...
Page 30
... TDA9109/S PACKAGE MECHANICAL DATA 32 PINS - PLASTIC SHRINK DIP Millimeters Dimensions Min. A 3.556 A1 0.508 A2 3.048 B 0.356 B1 0.762 C 0.203 D 27.43 E 9.906 E1 7.620 2.540 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use ...