MD82C59A/7 Intersil, MD82C59A/7 Datasheet
MD82C59A/7
Specifications of MD82C59A/7
Related parts for MD82C59A/7
MD82C59A/7 Summary of contents
Page 1
... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2002, 2005, 2006. All Rights Reserved All other trademarks mentioned are the property of their respective owners. ...
Page 2
... NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. ...
Page 3
Pinouts 82C59A (PDIP, CERDIP) TOP VIEW CAS 0 13 CAS 1 14 GND Functional Diagram DATA D ...
Page 4
Pin Description SYMBOL TYPE The +5V power supply pin. A 0.1µF capacitor between pins 28 and 14 is recommended for decoupling GND I GROUND CS I CHIP SELECT: A low on this pin enables ...
Page 5
... CAS 2 SP/EN 5 82C59A 82C59A The Programmable Interrupt Controller (PlC) functions as an overall manager in an Interrupt-Driven system. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced, and issues an interrupt to the CPU based on this determination ...
Page 6
Interrupt Request Register (IRR) and In-Service Register (ISR) The interrupts at the IR input lines are handled by two registers in cascade, the Interrupt Request Register (lRR) and the In- Service Register (lSR). The IRR is used to indicate all ...
Page 7
CASCADE LINES These events occur in an 8080/8085 system: 1. One or more of the INTERRUPT REQUEST lines (IR0 - IR7) are raised high, setting the corresponding IRR bit(s). 2. The 82C59A evaluates those requests in the priority resolver and ...
Page 8
When interval = 4 bits are programmed, while are automatically inserted by the 82C59A. When interval = 8, only A6 and A7 are programmed, while are automatically inserted. CONTENT OF SECOND ...
Page 9
If lC4 = 0, then all functions selected in lCW4 are set to zero. (Non-Buffered mode (see note), no Auto-EOI, 8080/85 system). NOTE: Master/Slave in ICW4 is only used in the buffered mode. ICW1 ICW2 IN NO (SNGL = ...
Page 10
ICW1 ICW2 ICW3 (MASTER DEVICE) A ...
Page 11
Operation Command Words (OCWs) After the Initialization Command Words (lCWs) are programmed into the 82C59A, the device is ready to accept interrupt requests at its input lines. However, during the 82C59A operation, a selection of algorithms can command the 82C59A ...
Page 12
OCW1 OCW2 EOI Non-specific EOI command † Specific ...
Page 13
End of Interrupt (EOI) The In-Service (IS) bit can be reset either automatically following the trailing edge of the last in sequence INTA pulse (when AEOI bit in lCW1 is set command word that must be issued ...
Page 14
The difficulty here is that if an Interrupt Request is acknowledged and an End of Interrupt command did not reset its IS bit (i.e., while executing a service routine), the 82C59A would have inhibited all lower priority requests with no ...
Page 15
Reading the 82C59A Status The input status of several internal registers can be read to update the user information on the system. The following registers can be read via OCW3 (lRR and ISR) or OCW1 (lMR). Interrupt Request Register (IRR): ...
Page 16
The Special Fully Nested Mode This mode will be used in the case of a big system where cascading is used, and the priority has to be conserved within each slave. In this case the special fully nested mode will ...
Page 17
Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 18
AC Electrical Specifications V SYMBOL PARAMETER (4) TAHWL A0/CS Setup to WR (5) TWHAX A0/CS Hold after WR (6) TWLWH WR Pulse Width (7) TDVWH Data Setup to WR (8) TWHDX Data Hold after WR (9) TJLJH Interrupt Request Width ...
Page 19
AC Testing Input, Output Waveform INPUT V +0. 0.4V IL NOTE: AC Testing: All input signals must switch between V Timing Waveforms WR CS ADDRESS BUS A 0 DATA BUS RD/INTA EN CS ADDRESS BUS A 0 ...
Page 20
Timing Waveforms (Continued) IR (9) TJLJH INT INTA DB CAS NOTES: 1. Interrupt Request (IR) must remain HIGH until leading edge of first INTA. 2. During first INTA the Data Bus is not active in 80C86/88/286 mode. ...
Page 21
Burn-In Circuits NOTES: = 5.5V ±0.5V 10kΩ ±5 4.5V ±10 1.2kΩ ±5 ...
Page 22
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...