74CBTLV16211DGG NXP Semiconductors, 74CBTLV16211DGG Datasheet

no-image

74CBTLV16211DGG

Manufacturer Part Number
74CBTLV16211DGG
Description
Bus Switch 2-Element 12-IN 56-Pin TSSOP Tube
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74CBTLV16211DGG

Package
56TSSOP
Configuration
12 x 1:1
Logic Family
CBTLV
Logic Function
Bus Switch
Number Of Elements Per Chip
2
Number Of Outputs Per Chip
24
Typical Operating Supply Voltage
2.5|3.3 V
Maximum On Resistance
8.4(Typ) Ohm
Maximum High Level Output Current
-128 mA
Maximum Low Level Output Current
128 mA
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Supply Voltage
2.3 V
Maximum Propagation Delay Time @ Maximum Cl
0.31@3V to 3.6V ns
1. General description
2. Features and benefits
The 74CBTLV16211 provides a dual 12-bit high-speed bus switch with separate output
enable inputs (1OE, 2OE). The low on-state resistance of the switch allows connections to
be made with minimal propagation delay. The switch is disabled (high-impedance
OFF-state) when the output enable (nOE) input is HIGH.
To ensure the high-impedance OFF-state during power-up or power-down, 1OE and 2OE
should be tied to the V
determined by the current-sinking capability of the driver.
Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall
times across the entire V
This device is fully specified for partial power-down applications using I
The I
the device when it is powered down.
74CBTLV16211
24-bit bus switch
Rev. 5 — 30 December 2010
Supply voltage range from 2.3 V to 3.6 V
High noise immunity
Complies with JEDEC standard:
ESD protection:
5  switch connection between two ports
Rail to rail switching on data I/O ports
CMOS low power consumption
Latch-up performance exceeds 250 mA per JESD78B Class I level A
I
TSSOP56 packages: SOT364-1 and SOT481-2
Specified from 40 C to +85 C and 40 C to +125 C
OFF
OFF
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V)
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
CDM AEC-Q100-011 revision B exceeds 1000 V
circuitry provides partial Power-down mode operation
circuitry disables the output, preventing the damaging backflow current through
CC
CC
through a pull-up resistor. The minimum value of the resistor is
range from 2.3 V to 3.6 V.
Product data sheet
OFF
.

Related parts for 74CBTLV16211DGG

74CBTLV16211DGG Summary of contents

Page 1

... Rev. 5 — 30 December 2010 1. General description The 74CBTLV16211 provides a dual 12-bit high-speed bus switch with separate output enable inputs (1OE, 2OE). The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The switch is disabled (high-impedance OFF-state) when the output enable (nOE) input is HIGH ...

Page 2

... NXP Semiconductors 3. Ordering information Table 1. Ordering information Type number Package Temperature range 40 C to +125 C 74CBTLV16211DGG 40 C to +125 C 74CBTLV16211DGV 4. Functional diagram 1A0 2 56 1OE 54 1B0 2A0 15 55 2OE 41 2B0 Fig 1. Logic symbol Fig 2. Logic diagram (one switch) 74CBTLV16211 ...

Page 3

... NXP Semiconductors 5. Pinning information 5.1 Pinning Fig 3. Pin configuration (SOT364-1 and SOT481-2) 5.2 Pin description Table 2. Pin description Symbol Pin n.c. 1 1A0 to 1A11 10, 11, 12, 13, 14 2A0 to 2A11 15, 16, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28 GND 8, 19, 38 2B0 to 2B11 41, 40, 39, 37, 36, 35, 34, 33, 32, 31, 30, 29 ...

Page 4

... NXP Semiconductors Table 2. Pin description …continued Symbol Pin 1B0 to 1B11 54, 53, 52, 51, 50, 48, 47, 46, 45, 44, 43, 42 2OE 55 1OE 56 6. Functional description [1] Table 3. Function table Output enable input [ HIGH voltage level LOW voltage level. 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). ...

Page 5

... NXP Semiconductors 9. Static characteristics Table 6. Static characteristics At recommended operating conditions voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions V HIGH-level input voltage LOW-level input voltage input leakage pin nOE current OFF-state V = 3.6 V; see S(OFF) CC leakage current ...

Page 6

... NXP Semiconductors 9.2 ON resistance Table 7. Resistance recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter Conditions R ON resistance see Figure see Figure [1] Typical values are measured at T [2] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two ( terminals ...

Page 7

... NXP Semiconductors (Ω (1) 5 (2) (3) ( 0.5 1.0 = 125 C. (1) T amb = 85 C. (2) T amb = 25 C. (3) T amb = 40 C. (4) T amb Fig 8. ON resistance as a function of input voltage 2 (Ω) 6 (1) (2) ( 125 C. (1) T amb = 85 C. (2) T amb = 25 C. (3) T amb =  ...

Page 8

... NXP Semiconductors = 125 C. (1) T amb = 85 C. (2) T amb = 25 C. (3) T amb = 40 C. (4) T amb Fig 12. ON resistance as a function of input voltage; V 10. Dynamic characteristics Table 8. Dynamic characteristics GND = 0 V; for test circuit see Figure 15 Symbol Parameter Conditions t propagation delay nAn to nBn or nBn to pd nAn ...

Page 9

... NXP Semiconductors 11. Waveforms Measurement points are given in Logic levels: V and Fig 13. The data input (nAn or nBn) to output (nBn or nAn) propagation delays Table 9. Measurement points Supply voltage Input 2 2.7 V 0. 3.6 V 0.5V CC nOE input output LOW-to-OFF OFF-to-LOW output HIGH-to-OFF OFF-to-HIGH Measurement points are given in ...

Page 10

... NXP Semiconductors Test data is given in Table Definitions for test circuit Load resistance Load capacitance including jig and probe capacitance Termination resistance should be equal to the output impedance External voltage for measuring switching times. EXT Fig 15. Test circuit for measuring switching times Table 10. ...

Page 11

... NXP Semiconductors 12. Package outline TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6 pin 1 index 1 DIMENSIONS (mm are the original dimensions). A UNIT max. 0.15 1.05 mm 1.2 0.25 0.05 0.85 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...

Page 12

... NXP Semiconductors TSSOP56: plastic thin shrink small outline package; 56 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 1.05 mm 1.2 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. ...

Page 13

... NXP Semiconductors 13. Abbreviations Table 11. Abbreviations Acronym Description CDM Charged Device Model CMOS Complementary Metal-Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model 14. Revision history Table 12. Revision history Document ID Release date 74CBTLV16211 v.5 20101230 • Modifications: Section 74CBTLV16211 v ...

Page 14

... In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or ...

Page 15

... NXP Semiconductors Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 16. Contact information For more information, please visit: For sales office addresses, please send an email to: 74CBTLV16211 Product data sheet 15 ...

Page 16

... NXP Semiconductors 17. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 Functional description . . . . . . . . . . . . . . . . . . . 4 7 Limiting values Recommended operating conditions Static characteristics 9.1 Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 9.2 ON resistance . . . . . . . . . . . . . . . . . . . . . . . . . . 6 9.3 ON resistance test circuit and graphs Dynamic characteristics ...

Related keywords