XCV50E-6PQ240C Xilinx Inc, XCV50E-6PQ240C Datasheet - Page 80

no-image

XCV50E-6PQ240C

Manufacturer Part Number
XCV50E-6PQ240C
Description
FPGA Virtex™-E Family 20.736K Gates 1728 Cells 357MHz 0.18um (CMOS) Technology 1.8V 240-Pin PQFP
Manufacturer
Xilinx Inc
Series
Virtex™-Er
Datasheets

Specifications of XCV50E-6PQ240C

Package
240PQFP
Family Name
Virtex™-E
Device Logic Gates
20736
Device Logic Units
1728
Device System Gates
71693
Maximum Internal Frequency
357 MHz
Typical Operating Supply Voltage
1.8 V
Maximum Number Of User I/os
158
Ram Bits
65536
Number Of Logic Elements/cells
1728
Number Of Labs/clbs
384
Total Ram Bits
65536
Number Of I /o
158
Number Of Gates
71693
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-BFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCV50E-6PQ240C
Manufacturer:
XILINX
Quantity:
1 238
Part Number:
XCV50E-6PQ240C
Manufacturer:
XILINX
Quantity:
1 045
Part Number:
XCV50E-6PQ240C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XCV50E-6PQ240C
Manufacturer:
XILINX
0
Part Number:
XCV50E-6PQ240C-00773
Manufacturer:
XILINX
0
Part Number:
XCV50E-6PQ240C0773
Manufacturer:
XILINX
0
Virtex™-E 1.8 V Field Programmable Gate Arrays
Virtex-E Pin-to-Pin Input Parameter Guidelines
All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock
loading. Values are expressed in nanoseconds unless otherwise noted
Global Clock Set-Up and Hold for LVTTL Standard, with DLL
Module 3 of 4
20
Notes:
1.
2.
3.
Input Setup and Hold Time Relative to Global Clock Input Signal
for LVTTL Standard. For data input with different standards,
adjust the setup time delay by the values shown in
Switching Characteristics Standard Adjustments, page
Global Clock and IFF, with DLL
IFF = Input Flip-Flop or Latch
Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
DLL output jitter is already included in the timing calculation.
Description
No Delay
(1)
T
PSDLL
Symbol
/T
PHDLL
IOB Input
XCV1000E
XCV1600E
XCV2000E
XCV2600E
XCV3200E
www.xilinx.com
XCV100E
XCV200E
XCV300E
XCV400E
XCV600E
1-800-255-7778
XCV50E
Device
8.
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
Min
Speed Grade
-8
Production Product Specification
DS022-3 (v2.9.2) March 14, 2003
(2, 3)
-7
-6
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XCV50E-6PQ240C