CY8C3866AXI-040 Cypress Semiconductor Corp, CY8C3866AXI-040 Datasheet - Page 127

• Manufacturer Part Number: CY8C3866AXI-040
• Description: PSOC 3 TQFP
• Manufacturer: Cypress Semiconductor Corp
• Series: PSOC™ 3 CY8C38xxr

Specifications of CY8C3866AXI-040

• Package / Case: *
• Voltage - Supply (vcc/vdd): 1.71 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Speed: 67MHz
• Number Of I /o: 62
• Eeprom Size: 2K x 8
• Core Processor: 8051
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Program Memory Size: 64KB (64K x 8)
• Data Converters: A/D 2x20b, D/A 4x8b
• Oscillator Type: Internal
• Peripherals: CapSense, DMA, LCD, POR, PWM, WDT
• Connectivity: CAN, EBI/EMI, I²C, LIN, SPI, UART/USART, USB
• Core Size: 8-Bit
• Processor Series: CY8C38
• Core: 8051
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: I2C, SPI, UART, USB
• Maximum Clock Frequency: 67 MHz
• Number Of Programmable I/os: 28 to 72
• Number Of Timers: 4
• Operating Supply Voltage: 0.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Controller Family/series: (8051) PSOC 3
• No. Of I/o's: 62
• Eeprom Memory Size: 2KB
• Ram Memory Size: 8KB
• Cpu Speed: 67MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Document Number: 001-11729 Rev. *R
Description Title: PSoC
Document Number: 001-11729
*M
*N
*O
*L
*P
2938381
2958674
2989685
3078568
3107314
®
12/10/2010
05/27/10
06/22/10
08/04/10
11/04/10
3: CY8C38 Family Data Sheet Programmable System-on-Chip (PSoC
MKEA
MKEA
SHEA
MKEA
MKEA
Replaced V
text in USBIO section of Electrical Specifications.
Added Table 13-2 (Package MSL)
Modified Tstorag condition and changed max spec to 100
Added bullet (Pass) under ALU (section 7.2.2.2)
Added figures for kHzECO and MHzECO in the External Oscillator section
Updated Figure 6-1(Clocking Subsystem diagram)
Removed CPUCLK_DIV in table 5-2, Deleted Clock Divider SFR subsection
Updated PSoC Creator Framework image
Updated SIO DC Specifications (V
Updated bullets in Clocking System and Clocking Distribution sections
Updated Figure 8-2
Updated PCB Layout and Schematic, updated as per MTRB review comments
Updated Table 6-3 (power changed to current)
In 32kHZ EC DC Specifications table, changed I
In IMO DC Specifications table, updated Supply Current values
Updated GPIO DC Specs table
Minor ECN to post data sheet to external website
INL max is changed from 16 to 32 in Table 11-20, 20-bit Delta-sigma ADC AC
Specifications.
Added to Table 6-6 a footnote and references to same.
Added sentences to the resistive pullup and pull-down description bullets.
Added sentence to Section 6.4.11, Adjustable Output Level.
Updated section 5.5 External Memory Interface
Updated Table 11-73 JTAG Interface AC Specifications
Updated Table 11-74 SWD Interface AC Specifications
Updated style changes as per the new template.
Added 48-SSOP pin and package details.
Removed PLL output duty cycle spec.
Updated
Updated
Updated
Updated
Updated delta-sigma tables and graphs.
Formatted table 11.2.
Updated interrupt controller table
Updated transimpedance amplifier section
Updated SIO DC specs table
Updated Voltage Monitors DC Specifications table
Updated LCD Direct Drive DC specs table
Replaced the Discrete Time Mixer and Continuous Time Mixer tables with Mixer
DC and AC specs tables
Updated ESD
Updated IDAC and VDAC sections
Removed ESO parts from ordering information
Changed USBIO pins from NC to DNU and removed redundant USBIO pin
description notes
Updated POR with brown out DC and AC specs
Updated PGA AC specs
Updated 32 kHz External Crystal DC Specifications
Updated opamp AC specs
Updated XRES IO specs
Updated Inductive boost regulator section
Delta sigma ADC spec updates
Updated comparator section
Removed buzz mode from Power Mode Transition diagram
Updated opamp DC and AC spec tables
Updated PGA DC table
“Current Digital-to-analog Converter (IDAC)”
“Voltage Digital to Analog Converter (VDAC)”
Table 11-2, “DC Specifications,”
Table 11-27, “Voltage Reference Specifications,”
DDIO
HBM
with V
value.
DDD
in USBIO diagram and specification tables, added
IH
PSoC
and V
on page 65
IL
parameters)
®
CC
3: CY8C38 Family
®
)
Max to 0.25
on page 88
on page 93
on page 87
Data Sheet
Page 127 of 129
[+] Feedback