SLXT973QE Cortina Systems Inc, SLXT973QE Datasheet - Page 17

no-image

SLXT973QE

Manufacturer Part Number
SLXT973QE
Description
Manufacturer
Cortina Systems Inc
Datasheet

Specifications of SLXT973QE

Lead Free Status / RoHS Status
Not Compliant
LXT973 Transceiver
Datasheet
249426, Revision 6.0
13 July 2007
2.0
Table 2
Cortina Systems
Signal Descriptions
Port 0 Signal Descriptions (Sheet 1 of 2)
®
44
43
42
39
38
36
37
29
30
31
32
33
35
34
45
46
1. AI = Analog Input, AO = Analog Output, I = Input, O = Output, OD = Open Drain output,
Pin #
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
ST = Schmitt Triggered input, TS = Three-State-able output, SL = Slew-rate Limited output,
IP = Weak Internal Pull-up, ID = Weak Internal Pull-down.
TXD0_3
TXD0_2
TXD0_1
TXD0_0
TXEN0
TXER0
TXCLK0
RXD0_3
RXD0_2
RXD0_1
RXD0_0
RXDV0
RXER0
RXCLK0
COL0
CRS0
Signal Names
Type
O, TS
O, TS
O, TS
O, TS
O, TS
O, TS
O, TS
I
I
I
1
Transmit Data. TXD0_ n is a bundle of parallel data signals driven by
the MAC controller, which TXD0<3:0> transition synchronously with
respect to the TXCLK0. TXD0<0> is the least significant bit.
TXD0<3:0> are monitored in normal mode only.
Transmit Enable. The MAC asserts TXEN0 when it drives data on
TXD0 n . This signal must be synchronized to TXCLK0.
Transmit Error. TXER0 is a 100 Mbps only signal. The MAC asserts
this input when an error has occurred in the transmit data stream.
When operating at 100 Mbps, the LXT973 Transceiver responds by
sending "H symbols” on the line.
Transmit Clock. TXCLK0 is sourced by the LXT973 Transceiver in
both 10 Mbps and 100 Mbps modes.
2.5 MHz for 10 Mbps operation
25 MHz for 100 Mbps operation.
Receive Data.The LXT973 Transceiver drives received data on these
outputs, synchronous to RXCLK0.
Receive Data Valid. The LXT973 Transceiver asserts this signal
when it drives valid data on RXD0 n . This output is synchronous to
RXCLK0.
Receive Error. The LXT973 Transceiver asserts this output when it
receives invalid symbols from the network. RXER0 is synchronous to
RXCLK0.
Receive Clock. RXCLK0 is sourced by the LXT973 Transceiver in
both 10 Mbps and 100 Mbps modes.
2.5 MHz for 10 Mbps operation
25 MHz for 100 Mbps operation.
Collision Detected. The LXT973 Transceiver asserts this output
when a collision is detected. This output remains High for the duration
of the collision. COL0 is asynchronous and is inactive during full-
duplex operation.
Carrier Sense. During half-duplex operation, the LXT973 Transceiver
asserts this output when either the transmit or receive medium is non-
idle. During full-duplex operation, CRS0 is asserted only when receive
medium is non-idle.
Signal Description
2.0 Signal Descriptions
Page 17

Related parts for SLXT973QE