SLXT973QE Cortina Systems Inc, SLXT973QE Datasheet - Page 20

• Manufacturer Part Number: SLXT973QE
• Manufacturer: Cortina Systems Inc

Specifications of SLXT973QE

• Lead Free Status / RoHS Status: Not Compliant

LXT973 Transceiver
Datasheet
249426, Revision 6.0
13 July 2007
Table 4
Table 5
Cortina Systems
Network Interface Signal Descriptions (Sheet 2 of 2)
Global Control & Configuration Signal Descriptions
®
1. AI = Analog Input, AO = Analog Output, I = Input, O = Output, OD = Open Drain output,
1. AI = Analog Input, AO = Analog Output, I = Input, O = Output, OD = Open Drain output,
Pin #
Pin
78
79
13
52
53
54
55
56
57
15
11
12
LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
#
67
68
71
72
75
ST = Schmitt Triggered input, TS = Three-State-able output, SL = Slew-rate Limited output,
IP = Weak Internal Pull-up, ID = Weak Internal Pull-Down
ST = Schmitt Triggered input, TS = Three-State-able output, SL = Slew-rate Limited output,
IP = Weak Internal Pull-up, ID = Weak Internal Pull-Down
TxSLEW0
TxSLEW1
RESET
ADDR4
ADDR3
ADDR2
ADDR1
TEST_0
TEST_1
REFCLK
LED_CFG0
LED_CFG1
DPBP_1
DPBN_1
DPAN_1
DPAP_1
Names
Names
Signal
Signal
SD1
RX+
TX+
RX-
I
I
I
I
I
I
TX-
Type
TP
Op
–
1
Fiber
RX+
TX+
TX-
RX-
Tx Output Slew Controls 0 & 1. These pins select the TX output slew rate
(rise and fall time) for both cores in the LXT973 Transceiver.
The various options are defined in Register bits 27.11:10. The TxSLEW pins
set the power-on value of these register bits.
Reset. This active Low input is OR’d with Control Register bit 0.15.
Address <4:1>. Sets device Port 0 PHY address. Note that ADDR0 is set
internally so that Port 1 is always “1” address higher than Port 0.
Test Pins. Tie Low for normal operation.
Master Clock Input. A 25 MHz, 50 ppm clock is input here to act as the master
clock. Full clock requirements are detailed in the Clock Requirements section
of the Functional Description. See
page
LED Configuration 0 & 1. These pins are used to select one of four LED
modes. The decode or each mode is shown below:
LED_CFG0
Op
–
0
1
0
1
30.
Port
1
1
1
1
–
LED_CFG1
Type
Pair
B
B
A
A
–
0
0
1
1
AI/AO,
AI/AO,
Type
SL
SL
I
1
Signal Description
LEDn_1
Speed
Speed
Speed
Link
Twisted-Pair/Fiber Pair B, Positive &
Negative - Port 1. Differential pair produces
or receives IEEE 802.3-compliant pulses for
either 100BASE-TX or 10BASE-T.
Also acts as transmitter in Fiber mode.
Twisted-Pair/Fiber Pair A, Positive &
Negative - Port 1. Differential pair produces
or receives IEEE 802.3-compliant pulses for
either 100BASE-TX or 10BASE-T.
Also acts as receiver in Fiber mode.
Signal Detect. This signal is used for signal
quality indication in Fiber mode. In twisted-
pair mode, this pin should be tied to GND.
Section 3.4.2, Clock Requirements , on
Link/MII Isolate
Link/Activity
Signal Description
LEDn_2
Receive
Link
2.0 Signal Descriptions
Duplex/Collision
Duplex/Collision
Transmit
LEDn_3
Duplex
Page 20