L80223/D LSI, L80223/D Datasheet - Page 49
L80223/D
Manufacturer Part Number
L80223/D
Description
Manufacturer
LSI
Datasheet
1.L80223D.pdf
(140 pages)
Specifications of L80223/D
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L80223/D
Manufacturer:
LSI
Quantity:
20 000
- Current page: 49 of 140
- Download datasheet (903Kb)
2.4.2 10 Mbits/s
2.5 End of Packet
The 4B5B decoder detects the receive pattern. To do this, the decoder
examines groups of 10 consecutive code bits (two 5B words) from the
descrambler. Between packets, the receiver detects the idle pattern
(5B /I/ symbols). When in the idle state, the device deasserts the CRS
and RX_DV pins.
If the receiver is in the idle state and 10 consecutive code bits from the
receiver consist of the /J/K/ symbols, the start of packet is detected, data
reception begins, and /5/5/ symbols are substituted in place of the /J/K/
symbols.
If the receiver is in the idle state and 10 consecutive code bits from the
receiver are a pattern that is neither /I/I/ nor /J/K/ symbols, but contain
at least two noncontiguous zeros, activity is detected but the start of
packet is considered to be faulty and a False Carrier Indication (also
referred to as bad SSD) is signaled to the controller interface.
When False Carrier is detected, CRS is asserted, RX_ER is asserted,
RX_DV remains deasserted, and the RXD[3:0] output state is 0b1110
while RX_ER is asserted.
If the receiver is in the idle state and 10 consecutive code bits from the
receiver consist of a pattern that is neither /I/I/ nor /J/K/ symbols but does
not contain at least two noncontiguous zeros, the data is ignored and the
receiver stays in the idle state.
Because the idle period in 10 Mbits/s mode is defined to be when there
is no valid data on the TP inputs, the start of packet for 10 Mbits/s mode
is detected when the TP squelch circuit detects valid data. When the
start of packet is detected, CRS is asserted as described in
2.3.2, “Controller Interface,” page
Mbits/s),” page 2-20
This section describes end of packet operation for both the 100 Mbits/s
and 10 Mbits/s modes.
End of Packet
Copyright © 2000, 2001, 2002 by LSI Logic Corporation. All rights reserved.
for details on the squelch algorithm.
2-9. See
Section 2.3.8.4, “Squelch (10
Section
2-31
Related parts for L80223/D
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
BGA 117/RESTRICTED SALE - SELL LSISS9132 INTERPOSER CARD FIRST (CONTACT LSI
Manufacturer:
LSI Computer Systems, Inc.
Part Number:
Description:
Keypad programmable digital lock
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
TOUCH CONTROL LAMP DIMMER
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
32bit/dual 16bit binary up counter with byte multiplexed three-state outputs
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
24-bit quadrature counter
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
Quadrature clock converter
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
Quadrature clock converter
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
Enclosure Services Processor
Manufacturer:
LSI Computer Systems, Inc.
Datasheet:
Part Number:
Description:
24-bit dual-axis quadrature counter
Manufacturer:
LSI Computer Systems, Inc.
Datasheet: