SY87813LHG TR Micrel Inc, SY87813LHG TR Datasheet - Page 3
![3.3V Any-Rate 32-1250 Mbps CDR (PbSn/I Temp/32 Pin EP-TQFP/T+R)](/photos/6/50/65003/576-32-epad-tqfp_sml.jpg)
SY87813LHG TR
Manufacturer Part Number
SY87813LHG TR
Description
3.3V Any-Rate 32-1250 Mbps CDR (PbSn/I Temp/32 Pin EP-TQFP/T+R)
Manufacturer
Micrel Inc
Type
Clock and Data Recovery (CDR)r
Datasheet
1.SY87813LHG_TR.pdf
(15 pages)
Specifications of SY87813LHG TR
Input
Differential
Output
Differential
Frequency - Max
1.3GHz
Voltage - Supply
3.15 V ~ 3.45 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-TQFP Exposed Pad, 32-eTQFP, 32-HTQFP, 32-VQFP
Frequency-max
1.3GHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
SY87813LHGTR
SY87813LHGTR
SY87813LHGTR
Pin Description
Note:
1. VCC, VCCA, VCCO must be the same value.
November 2006
Pin Number
12, 13
19, 22
28
29
26
10
11
15
14
16
18
17
21
20
24
23
32
25
1
2
3
4
6
7
5
8
9
REFCLKSEL
FREQSEL1
FREQSEL2
FREQSEL3
REFCLKP,
Pin Name
REFCLKN
TCLKSEL
REFCLK,
RDOUTP
RDOUTN
DIVSEL1
DIVSEL2
RCLKP,
TCLKP,
RDINP,
RCLKN
PLLRN
TCLKN
RDINN
PLLSP
PLLSN
PLLRP
GNDA
VCCO
GND
CD
NC
Pin Name
REFCLK Select (TTL Input). This input selects the single-ended TTL REFCLK input or the
differential PECL REFCLKP/REFCLKN inputs. REFCLKSEL = HIGH selects PECL inputs.
Serial Data Input. Differential PECL: These built-in line receiver inputs are connected to the
differential receive serial data stream. An internal receive PLL recovers the embedded clock
(RCLK) and data (RDOUT) information. The incoming data rate can be within one of eight
frequency ranges depending upon the state of the FREQSEL pins. See “Frequency
Selection” Table.
Frequency Select. TTL Inputs: These inputs select the output clock frequency range as
shown in the “Frequency Selection” Table.
Reference Clock. (Input): These inputs are used as the reference for the internal frequency
synthesizer and the “training” frequency for the receiver PLL to keep it centered in the
absence of data coming in on the RDIN inputs. REFCLK is single-ended TTL and REFCLKP
and REFCLKN are differential PECL inputs selected by the REFCLKSEL pin
Carrier Detect. PECL Input: This input controls the recovery function of the Receive PLL and
can be driven by the carrier detect output of optical modules or from external transition
detection circuitry. When this input is HIGH, the input data stream (RDIN) is recovered
normally by the Receive PLL. When this input is LOW the data on the inputs RDIN will be
internally forced to a constant LOW, the data outputs RDOUT will remain LOW, the Link Fault
Indicator output LFIN forced LOW and the clock recovery PLL forced to lock onto the clock
frequency generated from REFCLK.
No connect.
Clock Synthesis PLL Loop Filter: External loop filter pins for the clock synthesis PLL.
Analog Ground.
Ground. Ground pin and exposed pad must be connected to the same ground plane.
Clock Recovery PLL Loop Filter. External loop filter pins for the receiver PLL.
Clock Select. TTL Input: This input is used to select either the recovered clock of the receiver
PLL (TCLKSEL = HIGH) or the clock of the frequency synthesizer (TCLKSEL = LOW) to the
TCLK outputs.
Clock Output (Differential PECL): The PECL 100k outputs represent either the recovered
clock (TCLKSEL = HIGH) used to sample the recovered data (RDOUT) or the transmit clock
of the frequency synthesizer (TCLKSEL = LOW). These outputs must be terminated with 50Ω
to V
Output Supply Voltage. Bypass with 0.1µF//0.01µF low ESR capacitors as close to V
as possible.
Clock Output (Differential PECL): These PECL 100k outputs represent the recovered clock
used to sample the recovered data (RDOUT).
Receive Data Output (Differential PECL): These PECL 100k outputs represent the recovered
data from the input data stream (RDIN). This recovered data is specified against the rising
edge of RCLK. These outputs must be terminated with 50Ω to V
applies even if these outputs are not used.
Divider Select. TTL Inputs: These inputs select the ratio between the output clock frequency
(RCLK/TCLK) and the REFCLK input frequency as shown in the “Reference Frequency
Selection” Table.
CC
-2V or equivalent. This applies even if these outputs are not used.
(1)
3
hbwhelp@micrel.com
CC
-2V or equivalent. This
or (408) 955-1690
M9999-112806-B
CC
pins