LTC1064-7CSW#TRM Linear Technology, LTC1064-7CSW#TRM Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/3/388/linear_technology_sml.jpg)
LTC1064-7CSW#TRM
Manufacturer Part Number
LTC1064-7CSW#TRM
Description
Manufacturer
Linear Technology
Datasheet
1.LTC1064-7CSWTRM.pdf
(16 pages)
Specifications of LTC1064-7CSW#TRM
Order Filter (max)
8th
Single Supply Voltage (typ)
5V
Dual Supply Voltage (typ)
±3/±5V
Power Supply Requirement
Single/Dual
Single Supply Voltage (min)
4.75V
Single Supply Voltage (max)
16V
Dual Supply Voltage (min)
±2.375V
Dual Supply Voltage (max)
±8V
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Package Type
SOIC W
Filter Type
Low Pass Filter
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
LTC1064-7
A
Speed Limitations
To avoid op amp slew rate limiting at maximum clock
frequencies, the signal amplitude should be kept below a
specified level as shown in Table 9.
Table 10. Transient Response of LTC Lowpass Filters
LOWPASS FILTER
LTC1064-3 Bessel
LTC1164-5 Bessel
LTC1164-6 Bessel
LTC1264-7 Linear Phase
LTC1164-7 Linear Phase
LTC1064-7 Linear Phase
LTC1164-5 Butterworth
LTC1164-6 Elliptic
LTC1064-4 Elliptic
LTC1064-1 Elliptic
* To 50% ±5%, ** 10% to 90% ±5%, *** To 1% ±0.5%
Table 11. Aliasing (f
INPUT FREQUENCY
50:1, f
190 (or 210)
195 (or 205)
196 (or 204)
197 (or 203)
198 (or 202)
199.5 (or 200.5)
100:1, f
97 (or 103)
97.5 (or 102.5)
98 (or 102)
98.5 (or 101.5)
99 (or 101)
99.5 (or 100.5)
Table 9. Maximum V
POWER SUPPLY
12
f
IN
(V
PPLICATI
Single 5V
= f
IN
±7.5V
CUTOFF
(kHz)
CLK
= 1V
CUTOFF
±5V
± f
RMS
OUT
= 2kHz
= 1kHz
,
)
O
CLK
IN
MAXIMUM f
(Relative to Input,
≥ 3.5MHz
≥ 3.0MHz
U
OUTPUT LEVEL
vs V
5.0MHz
4.5MHz
4.0MHz
3.5MHz
2.0MHz
0dB = 1V
= 100kHz)
S
– 51.9
– 36.3
– 18.4
– 19.6
–76.1
– 53.2
– 36.9
–74.2
0.50/f
0.43/f
0.43/f
1.15/f
1.20/f
1.20/f
0.80/f
0.85/f
0.90/f
0.85/f
DELAY
TIME*
– 3.0
– 0.2
– 5.2
– 0.7
(SEC)
S
(dB)
and Clock
I FOR ATIO
U
C
C
C
C
C
C
C
C
C
C
RMS
CLK
)
0.34/f
0.34/f
0.34/f
TIME**
0.36/f
0.39/f
0.39/f
0.48/f
0.54/f
0.54/f
0.54/f
(SEC)
RISE
C
C
C
C
C
C
C
C
C
C
W
f
1.8V
2.3V
2.7V
1.4V
1.6V
0.7V
0.5V
OUTPUT FREQUENCY
OUT
(Aliased Frequency
SETTLING
TIME***
0.80/f
0.85/f
1.15/f
2.05/f
MAXIMUM V
6.5/f
(SEC)
2.2/f
2.2/f
2.4/f
4.3/f
4.5/f
RMS
RMS
RMS
RMS
RMS
RMS
RMS
= ABS [f
10.0
(kHz)
C
C
C
C
C
C
5.0
4.0
3.0
2.0
0.5
3.0
2.5
2.0
1.5
1.0
0.5
(f
(f
(f
(f
(f
(f
(f
C
C
C
C
IN
IN
IN
IN
IN
IN
IN
U
> 80kHz)
> 80kHz)
> 80kHz)
> 500kHz)
> 80kHz)
> 400kHz)
> 250kHz)
CLK
SHOOT
OVER-
IN
± f
(%)
0.5
11
18
20
20
0
1
5
5
5
IN
])
Transient Response
Aliasing
Aliasing is an inherent phenomenon of sampled data
systems and it occurs when input frequencies close to the
sampling frequency are applied. For the LTC1064-7 case
at 100:1, an input signal whose frequency is in the range
of f
If, for instance, an LTC1064-7 operating with a 100kHz
clock and 1kHz cutoff frequency receives a 98kHz, 10mV
input signal, a 2kHz, 143µV
its output. When the LTC1064-7 operates with a clock-to-
cutoff frequency of 50:1, aliasing occurs at twice the clock
frequency. Table 11 shows details.
CLK
INPUT
±3%, will be aliased back into the filter’s passband.
V
f
CLK
S
RISE TIME (t
SETTLING TIME (t
(TO 1% of OUTPUT)
DELAY TIME (t
(TO 50% OF OUTPUT)
= ± 7.5V, f
= 1MHz, RATIO = 50:1
10%
90%
50%
IN
r
= 2kHz ± 3V
) =
d
) = GROUP DELAY ≈
t d
f
CUTOFF
0.39
s
) =
Figure 6.
Figure 5.
t s
f
CUTOFF
±5%
50µs/DIV
2.2
t r
RMS
±5%
alias signal will appear at
f
CUTOFF
1.2
1064-7 F05
OUTPUT
1064-7 F06
10647fb