P89V51RD2FA NXP Semiconductors, P89V51RD2FA Datasheet - Page 44

• Manufacturer Part Number: P89V51RD2FA
• Description: MCU 8-Bit 89V 80C51 CISC 64KB Flash 5V 44-Pin PLCC Tube
• Manufacturer: NXP Semiconductors

Specifications of P89V51RD2FA

• Program Memory Size: 64 KB
• Package: 44PLCC
• Device Core: 80C51
• Family Name: 89V
• Maximum Speed: 40 MHz
• Operating Supply Voltage: 5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 32
• Interface Type: SPI/UART
• Number Of Timers: 3
• Ram Size: 1 KB
• Program Memory Type: Flash
• Operating Temperature: -40 to 85 °C
• Controller Family/series: 80C51
• No. Of I/o's: 32
• Ram Memory Size: 1KB
• Cpu Speed: 40MHz
• No. Of Timers: 4
• No. Of Pwm Channels: 5
• Digital Ic Case Style: LCC
• Core Size: 8 Bit
• Embedded Interface Type: UART
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

NXP Semiconductors
P89V51RB2_RC2_RD2_5
Product data sheet
Fig 18. SPI transfer format with CPHA = 0
SPICLK (CPOL = 0)
SPICLK (CPOL = 1)
SPICLK cycle #
(for reference)
(from master)
SS (to slave)
Table 29.
Table 30.
Table 31.
Bit addressable; Reset source(s): any reset; Reset value: 0000 0000B
Table 32.
(from slave)
Bit
2
1
0
SPR1
0
0
1
1
Bit
7
6
5 to 0
Bit
Symbol
MOSI
MISO
SPCR - SPI control register (address D5H) bit description
SPCR - SPI control register (address D5H) clock rate selection
SPSR - SPI status register (address AAH) bit allocation
SPSR - SPI status register (address AAH) bit description
Symbol
CPHA
SPR1
SPR0
Symbol
SPIF
WCOL
-
SPIF
7
MSB
MSB
1
Rev. 05 — 12 November 2009
WCOL
SPR0
0
1
0
1
2
6
6
6
Description
Clock Phase control bit. 1 = shift triggered on the trailing edge of the
clock; 0 = shift triggered on the leading edge of the clock.
SPI Clock Rate Select bit 1. Along with SPR0 controls the SPICLK
rate of the device when a master. SPR1 and SPR0 have no effect on
the slave. See
SPI Clock Rate Select bit 0. Along with SPR1 controls the SPICLK
rate of the device when a master. SPR1 and SPR0 have no effect on
the slave. See
Description
SPI interrupt flag. Upon completion of data transfer, this bit is set to ‘1’.
If SPIE = 1 and ES = 1, an interrupt is then generated. This bit is
cleared by software.
Write Collision Flag. Set if the SPI data register is written to during
data transfer. This bit is cleared by software.
Reserved for future use. Should be set to ‘0’ by user programs.
3
5
5
5
-
4
4
4
Table 30
Table 30
5
3
3
P89V51RB2/RC2/RD2
4
-
SPICLK = f
4
16
64
128
below.
below.
6
2
2
8-bit microcontrollers with 80C51 core
7
1
1
3
-
osc
LSB
LSB
8
divided by
2
-
002aaa529
…continued
© NXP B.V. 2009. All rights reserved.
1
-
44 of 80
0
-