XC4VSX35-11FF668I Xilinx Inc, XC4VSX35-11FF668I Datasheet - Page 29

no-image

XC4VSX35-11FF668I

Manufacturer Part Number
XC4VSX35-11FF668I
Description
FPGA Virtex®-4 Family 34560 Cells 90nm (CMOS) Technology 1.2V 668-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VSX35-11FF668I

Package
668FCBGA
Family Name
Virtex®-4
Device Logic Units
34560
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
448
Ram Bits
3538944
Number Of Logic Elements/cells
34560
Number Of Labs/clbs
3840
Total Ram Bits
3538944
Number Of I /o
448
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
668-BBGA, FCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VSX35-11FF668I
Manufacturer:
XILINX
Quantity:
624
Part Number:
XC4VSX35-11FF668I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VSX35-11FF668I
Manufacturer:
XILINX
0
Part Number:
XC4VSX35-11FF668I
Quantity:
1 651
Part Number:
XC4VSX35-11FF668I
0
Input Delay Switching Characteristics
Table 35: Input Delay Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
Notes:
1.
2.
3.
4.
IDELAYCTRL
T
F
IDELAYCTRL_REF_PRECISION
T
IDELAY
T
T
T
F
IDELAYCTRLCO_RDY
IDELAYCTRL_REF
IDELAYCTRL_RPW
IDELAYRESOLUTION
IDELAYTOTAL_ERR
IDELAYPAT_JIT
MAX
Refer to Xilinx Application Note
See the “REFCLK - Reference Clock” section (specific to IDELAYCTRL) in the
This value accounts for tap 0, an anomaly in the tap chain with an average value of 34 ps.
Units in ps peak-to-peak per tap.
Symbol
(2)
XAPP707
Reset to Ready for IDELAYCTRL
(Maximum)
REFCLK frequency
REFCLK precision
Minimum Reset pulse width
IDELAY Chain Delay Resolution
Cumulative delay at a given tap
Pattern dependent period jitter in delay
chain for clock pattern
Pattern dependent period jitter in delay
chain for random data pattern (PRBS 23)
C clock maximum frequency
for details on IDELAY timing characteristics.
Description
www.xilinx.com
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
(3)
Virtex-4 FPGA User
10 ± 2
3.00
50.0
-12
200
±10
300
75
0
± 0.07[(tap −1) x 75 +34]
[(tap −1) x 75 +34]
Guide: Chapter 7, SelectIO Logic Resources.
Speed Grade
10 ± 2
3.00
50.0
-11
200
±10
250
75
0
10 ± 2
3.00
50.0
-10
200
±10
250
75
0
Note (4)
Note (4)
Units
MHz
MHz
MHz
µs
ns
ps
ps
29

Related parts for XC4VSX35-11FF668I