MT41J256M8HX-15E:D Micron Technology Inc, MT41J256M8HX-15E:D Datasheet - Page 149

no-image

MT41J256M8HX-15E:D

Manufacturer Part Number
MT41J256M8HX-15E:D
Description
MICMT41J256M8HX-15E:D 2GB:X4,X8,X16 DDR3
Manufacturer
Micron Technology Inc
Type
DDR3 SDRAMr
Series
-r
Datasheets

Specifications of MT41J256M8HX-15E:D

Organization
256Mx8
Address Bus
18b
Maximum Clock Rate
1.333GHz
Operating Supply Voltage (typ)
1.5V
Package Type
FBGA
Operating Temp Range
0C to 95C
Operating Supply Voltage (max)
1.575V
Operating Supply Voltage (min)
1.425V
Supply Current
165mA
Pin Count
78
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Format - Memory
RAM
Memory Type
DDR3 SDRAM
Memory Size
2G (256M x 8)
Speed
667MHz
Interface
Parallel
Voltage - Supply
1.425 V ~ 1.575 V
Operating Temperature
0°C ~ 95°C
Package / Case
78-TFBGA
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON21
Quantity:
1 684
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON21
Quantity:
16 491
Company:
Part Number:
MT41J256M8HX-15E:D
Quantity:
5 845
Part Number:
MT41J256M8HX-15E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Figure 92: WRITE (BC4 OTF) to PRECHARGE
DQ Input Timing
Figure 93: Data Input Timing
PDF: 09005aef826aaadc/Source: 09005aef82a357c3
DDR3_D4.fm - Rev G 2/09 EN
Command 1
DQS, DQS#
Address 3
DQ 4
CK#
CK
WRITE
Bank,
Col n
T0
Notes:
NOP
T1
DQS, DQS#
1. NOP commands are shown for ease of illustration; other commands may be valid at these
2. The write recovery time (
3. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0.
4. DI n = data-in for column n.
5. BC4 (OTF), WL = 5, RL = 5.
Figure 83 on page 143 shows the strobe to clock timing during a WRITE. DQS, DQS#
must transition within 0.25
data mask setup and hold timings are measured relative to the DQS, DQS# crossing, not
the clock crossing.
The WRITE preamble and postamble are also shown. One clock prior to data input to the
DRAM, DQS must be HIGH and DQS# must be LOW. Then for a half clock, DQS is driven
LOW (DQS# is driven HIGH) during the WRITE preamble,
be kept LOW by the controller after the last data is written to the DRAM during the
WRITE postamble,
Data setup and hold times are shown in Figure 93 on page 149. All setup and hold times
are measured from the crossing points of DQS and DQS#. These setup and hold values
pertain to data input and data mask input.
Additionally, the half period of the data input strobe is specified by
times.
the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
NOP
DM
DQ
T2
WL = 5
NOP
T3
t WPRE
t
WPST.
NOP
T4
DI
b
t
WR) is referenced from the rising clock edge at T9.
t
t DQSH
t DS
t WPRE
CK of the clock transitions as limited by
149
NOP
T5
DI
n
t DQSL
t DH
n + 1
DI
Micron Technology, Inc., reserves the right to change products or specifications without notice.
NOP
n + 2
T6
DI
n + 3
DI
2Gb: x4, x8, x16 DDR3 SDRAM
t WPST
NOP
T7
Indicates a Break In
Time Scale
t
WPRE. Likewise, DQS must
Transitioning Data
©2006 Micron Technology, Inc. All rights reserved.
NOP
T8
t
Transitioning Data
DQSH and
t
DQSS. All data and
NOP
T9
Operations
t WPST
t
WR specifies
t WR 2
t
DQSL.
Don’t Care
Don’t Care
Valid
PRE
Tn

Related parts for MT41J256M8HX-15E:D