NH82801FBM S L89K Intel, NH82801FBM S L89K Datasheet - Page 62
NH82801FBM S L89K
Manufacturer Part Number
NH82801FBM S L89K
Description
Manufacturer
Intel
Datasheet
1.NH82801FBM_S_L89K.pdf
(786 pages)
Specifications of NH82801FBM S L89K
Lead Free Status / RoHS Status
Compliant
- Current page: 62 of 786
- Download datasheet (5Mb)
Signal Description
2.9
62
Table 2-8. IDE Interface Signals (Sheet 2 of 2)
Table 2-9. LPC Interface Signals
LPC Interface
LFRAME# /
LDRQ[1]# /
WDMARDY#)
RDMARDY#)
LAD[3:0] /
LDRQ[0]#
FWH[3:0]
(DWSTB /
FWH[4]
GPI[41]
(DRSTB /
(DSTOP)
DIOW# /
IORDY /
Name
DIOR# /
Name
Type
I/O
O
I
Type
O
O
I
LPC Multiplexed Command, Address, Data: For LAD[3:0], internal pull-ups are
provided.
LPC Frame: LFRAME# indicates the start of an LPC cycle, or an abort.
LPC Serial DMA/Master Request Inputs: LDRQ[1:0]# are used to request DMA or
bus master access. These signals are typically connected to external Super I/O
device. An internal pull-up resistor is provided on these signals.
LDRQ[1]# may optionally be used as GPI.
Disk I/O Read (PIO and Non-Ultra DMA): This is the command to the IDE device
that it may drive data onto the DD lines. Data is latched by the ICH6 on the de-
assertion edge of DIOR#. The IDE device is selected either by the ATA register file
chip selects (DCS1# or DCS3#) and the DA lines, or the IDE DMA acknowledge
(DDAK#).
Disk Write Strobe (Ultra DMA Writes to Disk): This is the data write strobe for writes
to disk. When writing to disk, ICH6 drives valid data on rising and falling edges of
DWSTB.
Disk DMA Ready (Ultra DMA Reads from Disk): This is the DMA ready for reads
from disk. When reading from disk, ICH6 de-asserts RDMARDY# to pause burst
data transfers.
Disk I/O Write (PIO and Non-Ultra DMA): This is the command to the IDE device
that it may latch data from the DD lines. Data is latched by the IDE device on the
de-assertion edge of DIOW#. The IDE device is selected either by the ATA register
file chip selects (DCS1# or DCS3#) and the DA lines, or the IDE DMA acknowledge
(DDAK#).
Disk Stop (Ultra DMA): ICH6 asserts this signal to terminate a burst.
I/O Channel Ready (PIO): This signal will keep the strobe active (DIOR# on reads,
DIOW# on writes) longer than the minimum width. It adds wait-states to PIO
transfers.
Disk Read Strobe (Ultra DMA Reads from Disk): When reading from disk, ICH6
latches data on rising and falling edges of this signal from the disk.
Disk DMA Ready (Ultra DMA Writes to Disk): When writing to disk, this is de-
asserted by the disk to pause burst data transfers.
Intel
®
I/O Controller Hub 6 (ICH6) Family Datasheet
Description
Description
Related parts for NH82801FBM S L89K
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet: