FW82801EB Intel, FW82801EB Datasheet - Page 244

no-image

FW82801EB

Manufacturer Part Number
FW82801EB
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801EB

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FW82801EB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
FW82801EB SL73Z
Manufacturer:
INTEL
Quantity:
238
Part Number:
FW82801EB(SL73Z)
Manufacturer:
INTEL
Quantity:
20 000
Functional Description
5.21.4
244
Table 116. Enable for SMBALERT#
Table 117. Enables for SMBus Slave Write and SMBus Host Events
Table 118. Enables for the Host Notify Command
Interrupts / SMI#
The ICH5 SMBus controller uses PIRQB# as its interrupt pin. However, the system can
alternatively be set up to generate SMI# instead of an interrupt, by setting the SMBUS_SMI_EN
bit.
Table 117
generation of the interrupt, Host and Slave SMI, and Wake internal signals. The rows in the tables
are additive, which means that if more than one row is true for a particular scenario then the Results
for all of the activated rows will occur.
Slave Write to Wake/
SMI# Command
Slave Write to
SMLINK_SLAVE_SMI
Command
Any combination of
Host Status Register
[4:1] asserted
SMBALERT#
asserted low
(always reported
in Host Status
Register, Bit 5)
Register, Offset 11h, bit 0)
HOST_NOTIFY_INTREN
(Slave Control I/O
Event
Event
and
X
0
1
1
Table 118
Register, Offset
INTREN (Host
Control I/O
02h, Bit 0)
INTREN (Host Control
I/O Register, Offset
X
X
1
specify how the various enable bits in the SMBus function control the
02h, Bit 0)
D31:F3:Off40h, Bit 1)
SMB_SMI_EN (Host
Config Register,
X
X
0
1
1
SMB_SMI_EN (Host
D31:F3:Offset 40h,
X
X
0
1
Configuration
Register,
Bit 1)
X
1
0
D31:F3:Offset 40h, Bit1)
Configuration Register,
SMB_SMI_EN (Host
Intel
Register, Offset 11h, bit 1)
®
HOST_NOTIFY_WKEN
82801EB ICH5 / 82801ER ICH5R Datasheet
(Slave Control I/O
X
X
X
0
1
(Slave Command I/O
Register, Offset 11h,
SMBALERT_DIS
0
1
X
X
Bit 2)
X
0
0
Wake generated when asleep.
Slave SMI# generated when
awake (SMBUS_SMI_STS).
Slave SMI# generated when in
the S0 state (SMBUS_SMI_STS)
None
Interrupt generated
Host SMI# generated
None
Wake generated
Interrupt generated
Slave SMI# generated
(SMBUS_SMI_STS)
Wake generated
Slave SMI# generated
(SMBUS_SMI_STS)
Interrupt generated
Event
Result
Result

Related parts for FW82801EB